參數(shù)資料
型號(hào)： IDT72V51443L6BB8
廠商： IDT, Integrated Device Technology Inc
文件頁(yè)數(shù)： 16/50頁(yè)
文件大?。?/td> 0K
描述： IC FLOW CTRL MULTI QUEUE 256-BGA
標(biāo)準(zhǔn)包裝： 1,000
類(lèi)型： 多隊(duì)列流量控制
安裝類(lèi)型： 表面貼裝
封裝/外殼： 256-BBGA
供應(yīng)商設(shè)備封裝： 256-BGA（17x17）
包裝： 帶卷 (TR)
其它名稱(chēng)： 72V51443L6BB8
23
IDT72V51433/72V51443/72V51453 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES
(16 QUEUES) 18 BIT WIDE CONFIGURATION 589,824, 1,179,648 and 2,359,296 bits
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
TABLE 4 — FLAG OPERATION BOUNDARIES & TIMING (CONTINUED)
NOTE:
n = Almost Empty Offset value.
Default values: if DF is LOW at Master Reset then n = 8
if DF is HIGH at Master Reset then n = 128
PAEn Timing
Assertion:
Read Operation to
PAEn LOW: 2 RCLK* + tPAE
De-assertion: Write to
PAEn HIGH: tSKEW3 + RCLK* + tPAE
If tSKEW3 is violated there may be 1 added clock: tSKEW3 + 2 RCLK* + tPAE
* If a queue switch is occurring on the read port at the point of flag assertion or de-assertion
there may be one additional RCLK clock cycle delay.
Programmable Almost Empty Flag Bus,
PAEn Boundary
I/O Set-Up
PAEn Boundary Condition
In18 to out18 or In9 to out9
PAEn Goes HIGH after
(Both ports selected for same queue when the 1st
n+2 Writes
Word is written in until the boundary is reached)
(see note below for timing)
In18 to out18 or In9 to out9
PAEn Goes HIGH after
(Write port only selected for same queue when the n+1 Writes
1st Word is written in until the boundary is reached) (see note below for timing)
In18 to out9
PAEn Goes HIGH after n+1
Writes (see below for timing)
In9 to out18
PAEn Goes HIGH after
(Both ports selected for same queue when the 1st
([n+2] x 2) Writes
Word is written in until the boundary is reached)
(see note below for timing)
In9 to out18
PAEn Goes HIGH after
(Write port only selected for same queue when the ([n+1] x 2) Writes
1st Word is written in until the boundary is reached) (see note below for timing)
Programmable Almost Full Flag,
PAF & PAFn Bus Boundary
I/O Set-Up
PAF & PAFn Boundary
In18 to out18 or In9 to out9
PAF/PAFn Goes LOW after
(Both ports selected for same queue when the 1st
D+1-m Writes
Word is written in until the boundary is reached)
(see note below for timing)
In18 to out18 or In9 to out9
PAF/PAFn Goes LOW after
(Write port only selected for same queue when the D-m Writes
1st Word is written in until the boundary is reached) (see note below for timing)
In18 to out9
PAF/PAFn Goes LOW after
D-mWrites(seebelowfortiming)
In9 to out18
PAF/PAFn Goes LOW after
([D+1-m] x 2) Writes
(see note below for timing)
NOTE:
D = Queue Depth
m = Almost Full Offset value.
Default values:
if DF is LOW at Master Reset then m = 8
if DF is HIGH at Master Reset then m= 128
PAF Timing
Assertion:
Write Operation to
PAF LOW: 2 WCLK + tWAF
De-assertion: Read to
PAF HIGH: tSKEW2 + WCLK + tWAF
If tSKEW2 is violated there may be 1 added clock: tSKEW2 + 2 WCLK + tWAF
PAFn Timing
Assertion:
Write Operation to
PAFn LOW: 2 WCLK* + tPAF
De-assertion: Read to
PAFn HIGH: tSKEW3 + WCLK* + tPAF
If tSKEW3 is violated there may be 1 added clock: tSKEW3 + 2 WCLK* + tPAF
* If a queue switch is occurring on the write port at the point of flag assertion or de-assertion
there may be one additional WCLK clock cycle delay.
NOTE:
n = Almost Empty Offset value.
Default values:
if DF is LOW at Master Reset then n = 8
if DF is HIGH at Master Reset then n = 128
PAE Timing
Assertion:
Read Operation to
PAE LOW: 2 RCLK + tRAE
De-assertion: Write to
PAE HIGH: tSKEW2 + RCLK + tRAE
If tSKEW2 is violated there may be 1 added clock: tSKEW2 + 2 RCLK + tRAE
Programmable Almost Empty Flag,
PAE Boundary
I/O Set-Up
PAE Assertion
In18 to out18 or In9 to out9
PAE Goes HIGH after n+2
(Both ports selected for same queue when the 1st
Writes
Word is written in until the boundary is reached)
(see note below for timing)
In18 to out9
PAE Goes HIGH after n+1
(Both ports selected for same queue when the 1st
Writes
Word is written in until the boundary is reached)
(see note below for timing)
In9 to out18
PAE Goes HIGH after
(Both ports selected for same queue when the 1st
([n+2] x 2) Writes
Word is written in until the boundary is reached)
(see note below for timing)
相關(guān)PDF資料
PDF描述
LT1020CSW#TR IC REG LDO ADJ 125MA 16SOIC
MIC5259-3.3YML TR IC REG LDO 3.3V .3A 6-MLF
LT1020CSW#TRPBF IC REG LDO ADJ 125MA 16-SOIC
LFECP15E-3FN256C IC FPGA 15.3KLUTS 195I/O 256-BGA
LFEC15E-3F484C IC FPGA 10.2KLUTS 288I/O 484-BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V51443L7-5BB 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT72V51443L7-5BB8 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT72V51443L7-5BBI 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT72V51446L6BB 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
IDT72V51446L6BB8 功能描述:IC FLOW CTRL MULTI QUEUE 256-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 專(zhuān)用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類(lèi)型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*