- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9924 > IDT72V3672L10PF (IDT, Integrated Device Technology Inc)IC FIFO 16384X36 10NS 120QFP PDF資料下載
參數(shù)資料
| 型號： | IDT72V3672L10PF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 2/29頁 |
| 文件大小： | 0K |
| 描述： | IC FIFO 16384X36 10NS 120QFP |
| 標準包裝： | 45 |
| 系列： | 72V |
| 功能： | 異步，同步 |
| 存儲容量： | 576K（16K x 36） |
| 數(shù)據(jù)速率： | 100MHz |
| 訪問時間： | 10ns |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 120-LQFP |
| 供應(yīng)商設(shè)備封裝： | 120-TQFP（14x14） |
| 包裝： | 托盤 |
| 其它名稱： | 72V3672L10PF |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
10
COMMERCIALTEMPERATURERANGE
IDT72V3652/72V3662/72V3672 3.3V CMOS SyncBiFIFOTM
2,048 x 36 x 2, 4,096 x 36 x 2 and 8,192 x 36 x 2
FEBRUARY 4, 2009
read request necessary. Subsequent words must be accessed by performing
a formal read operation.
Following Reset, the level applied to the
FWFTinputtochoosethedesired
timing mode must remain static throughout FIFO operation. Refer to Figure 2
(Reset) for a First Word Fall Through select timing diagram.
ALMOST-EMPTYFLAGANDALMOST-FULLFLAGOFFSETPROGRAM-
MING
Four registers in these devices are used to hold the offset values for the
Almost-EmptyandAlmost-Fullflags.TheportBAlmost-Emptyflag(
AEB)Offset
register is labeled X1 and the port A Almost-Empty flag (
AEA) Offset register
is labeled X2. The port A Almost-Full flag (
AFA) Offset register is labeled Y1
and the port B Almost-Full flag (
AFB) Offset register is labeled Y2. The index
ofeachregisternamecorrespondstoitsFIFOnumber.Theoffsetregisterscan
be loaded with preset values during the reset of a FIFO or they can be
programmed from port A (see Table 1).
FS0 and FS1 function the same way in both IDT Standard and FWFT
modes.
— PRESET VALUES
ToloadtheFIFO'sAlmost-EmptyflagandAlmost-FullflagOffsetregisters
withoneofthethreepresetvalueslistedinTable1,atleastoneoftheflagselect
inputs must be HIGH during the LOW-to-HIGH transition of its reset input. For
example, to load the preset value of 64 into X1 and Y1, FS0 and FS1 must be
HIGH when FlFO1 Reset (
RST1) returns HIGH. Flag offset registers
associatedwithFIFO2areloadedwithoneofthepresetvaluesinthesameway
with FIFO2 Reset (
RST2)toggledsimultaneouslywithFIFO1Reset(RST1).
For preset value loading timing diagram, see Figure 2.
— PARALLEL LOAD FROM PORT A
ToprogramtheX1,X2,Y1,andY2registersfromportA,bothFlFOsshould
be reset simultaneously with FS0 and FS1 LOW during the LOW-to-HIGH
transitionoftheResetinputs.Itisimportanttonotethatonceparallelprogramming
hasbeenselectedduringaMasterResetbyholdingbothFS0&FS1LOW,these
inputs must remain LOW during all subsequent FIFO operation. They can only
be toggled HIGH when future Master Resets are performed and other
programming methods are desired.
After this reset is complete, the first four writes to FIFO1 do not store data
in the FIFO memory but load the offset registers in the order Y1, X1, Y2, X2.
SIGNAL DESCRIPTION
RESET
Afterpowerup,aMasterResetoperationmustbeperformedbyproviding
a LOW pulse to
RST1 and RST2 simultaneously. Afterwards, the FIFO
memories of the IDT72V3652/72V3662/72V3672 are reset separately by
taking their Reset (
RST1, RST2) inputs LOW for at least four port-A Clock
(CLKA) and four port-B Clock (CLKB) LOW-to-HIGH transitions. The Reset
inputs can switch asynchronously to the clocks. A FIFO reset initializes the
internalreadandwritepointersandforcestheInputReadyflag(IRA,IRB)LOW,
the Output Ready flag (ORA, ORB) LOW, the Almost-Empty flag (
AEA,AEB)
LOW,andtheAlmost-Fullflag(
AFA,AFB)HIGH. ResettingaFIFOalsoforces
the Mailbox Flag (
MBF1, MBF2) of the parallel mailbox register HIGH. After
a FIFO is reset, its Input Ready flag is set HIGH after two clock cycles to begin
normal operation.
A LOW-to-HIGH transition on a FIFO Reset (
RST1,RST2)inputlatches
the value of the Flag Select (FS0, FS1) inputs for choosing the Almost-Full and
Almost-Empty offset programming method. (For details see Table 1, Flag
Programming,andtheProgrammingtheAlmost-EmptyandAlmost-FullFlags
section). The relevant FIFO Reset timing diagram can be found in Figure 2.
FIRST WORD FALL THROUGH (
FWFT)
After Master Reset, the FWFT select function is active, permitting a choice
between two possible timing modes: IDT Standard mode or First Word Fall
Through (FWFT) mode. Once the Reset (
RST1, RST2) input is HIGH, a
HIGH on the
FWFT input during the next LOW-to-HIGH transition of CLKA
(for FIFO1) and CLKB (for FIFO2) will select IDT Standard mode. This mode
uses the Empty Flag function (
EFA, EFB) to indicate whether or not there
are any words present in the FIFO memory. It uses the Full Flag function (
FFA,
FFB) to indicate whether or not the FIFO memory has any free space for
writing. In IDT Standard mode, every word read from the FIFO, including the
first, must be requested using a formal read operation.
Once the Reset (
RST1, RST2) input is HIGH, a LOW on the FWFT input
during the next LOW-to-HIGH transition of CLKA (for FIFO1) and CLKB (for
FIFO2) will select FWFT mode. This mode uses the Output Ready function
(ORA, ORB) to indicate whether or not there is valid data at the data outputs
(A0-A35orB0-B35).ItalsousestheInputReadyfunction(IRA,IRB)toindicate
whether or not the FIFO memory has any free space for writing. In the FWFT
mode, the first word written to an empty FIFO goes directly to data outputs, no
NOTES:
1. X1 register holds the offset for
AEB; Y1 register holds the offset for AFA.
2. X2 register holds the offset for
AEA; Y2 register holds the offset for AFB.
3. If parallel programming is selected during a Master Reset, then FS0 & FS1 must remain LOW during FIFO operation.
FS1
FS0
RST1
RST2
X1 AND Y1 REGlSTERS(1)
X2 AND Y2 REGlSTERS(2)
HH
↑
X64
X
HH
X
↑
X64
HL
↑
X16
X
HL
X
↑
X16
LH
↑
X8
X
LH
X
↑
X8
LL
↑↑
Parallel programming via Port A(3)
TABLE 1 — FLAG PROGRAMMING
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27508E12B4PA | CONN RCPT 4POS BOX MNT W/PINS |
| MS27473E18B28S | CONN PLUG 28POS STRAIGHT W/SCKT |
| MAX1224ETC+T | IC ADC 12BIT 1.5MSPS 12-TQFN |
| VE-B4F-CU-B1 | CONVERTER MOD DC/DC 72V 200W |
| ICL3245ECVZ | IC 3DRVR/5RCVR RS232 3V 28-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72V3672L10PF8 | 功能描述:IC FIFO 16384X36 10NS 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72V3672L10PQF | 功能描述:IC FIFO 16384X36 10NS 132QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72V3672L15PF | 功能描述:IC FIFO 16384X36 15NS 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72V3672L15PF8 | 功能描述:IC FIFO 16384X36 15NS 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72V3672L15PFI | 功能描述:IC FIFO 16384X36 15NS 120QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。