IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 COMMERCI" />
參數(shù)資料
型號(hào): IDT72V3622L15PQF
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 28/29頁
文件大小: 0K
描述: IC BIFIFO 256X36X2 15NS 132-PQFP
標(biāo)準(zhǔn)包裝: 36
系列: 72V
功能: 異步,同步
存儲(chǔ)容量: 18.4K(256 x 36 x 2)
數(shù)據(jù)速率: 67MHz
訪問時(shí)間: 15ns
電源電壓: 3 V ~ 3.6 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 132-BQFP 緩沖式
供應(yīng)商設(shè)備封裝: 132-PQFP(24.13x24.13)
包裝: 托盤
其它名稱: 72V3622L15PQF
8
IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM
256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2
COMMERCIAL TEMPERATURERANGE
IDT72V3622L10(1)
IDT72V3622L15
IDT72V3632L10(1)
IDT72V3632L15
IDT72V3642L10(1)
IDT72V3642L15
Symbol
Parameter
Min.
Max.
Min.
Max.
Unit
fS
Clock Frequency, CLKA or CLKB
100
66.7
MHz
tCLK
Clock Cycle Time, CLKA or CLKB
10
15
ns
tCLKH
Pulse Duration, CLKA or CLKB HIGH
4.5
6
ns
tCLKL
Pulse Duration, CLKA and CLKB LOW
4.5
6
ns
tDS
Setup Time, A0-A35 before CLKA
↑ and B0-B35 before CLKB↑
3—
4
ns
tENS1
Setup Time CSA before CLKA
↑; CSB beforeCLKB↑
4
4.5
ns
tENS2
Setup Time ENA, W/RA and MBA before CLKA
↑; ENB, W/RB and MBB
3
4.5
ns
beforeCLKB
tRSTS
Setup Time, RST1 or RST2 LOW before CLKA
↑ or CLKB↑(2)
5—
5
ns
tFSS
Setup Time, FS0 and FS1 before RST1 and RST2 HIGH
7.5
7.5
ns
tFWS
Setup Time, FWFT before CLKA
0—
0
ns
tDH
Hold Time, A0-A35 after CLKA
↑ and B0-B35 after CLKB↑
0.5
1
ns
tENH
Hold Time, CSA, W/RA, ENA, and MBA after CLKA
↑; CSB, W/RB, ENB, and
0.5
1
ns
MBBafterCLKB
tRSTH
Hold Time, RST1 or RST2 LOW after CLKA
↑ or CLKB↑(2)
4—
4
ns
tFSH
Hold Time, FS0 and FS1 after RST1 and RST2 HIGH
2
2
ns
tSKEW1(3)
Skew Time, between CLKA
↑ and CLKB↑ for EFA/ORA, EFB/ORB, FFA/IRA,
7.5
7.5
ns
and FFB/IRB
tSKEW2(3,4)
Skew Time, between CLKA
↑ and CLKB↑ for AEA, AEB, AFA, and AFB
12
12
ns
NOTES:
1. For 10ns speed grade only: VCC = 3.3V +/- 0.15V, TA = 0°°°°° to +70°°°°°C; JEDEC JESD8-A compliant.
2. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
3. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
4. Design simulated, not tested.
5. Industrial temperature range is available by special order.
TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY
VOLTAGE AND OPERATING TEMPERATURE
Commercial: VCC=3.3V± 0.30V; for 10ns (100 MHz) operation, VCC=3.3V ±0.15V; TA = 0ο C to +70ο C; JEDEC JESD8-A compliant
相關(guān)PDF資料
PDF描述
VE-25F-IX-B1 CONVERTER MOD DC/DC 72V 75W
VE-25F-IW-F4 CONVERTER MOD DC/DC 72V 100W
VI-B1R-MW-F4 CONVERTER MOD DC/DC 7.5V 100W
VE-25F-IW-F3 CONVERTER MOD DC/DC 72V 100W
IDT72V3640L15PF IC FIFO SS 1024X36 15NS 128-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V3623L10PF 功能描述:IC FIFO SYNC 1KX9 10NS 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72V3623L10PF8 功能描述:IC FIFO SYNC 1KX9 10NS 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72V3623L10PFG 功能描述:IC FIFO 256X36 SYNC 10NS 128TQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72V3623L10PFG8 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC 1KX9 10NS 128QFP
IDT72V3623L15PF 功能描述:IC FIFO SYNC 1KX9 15NS 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF