IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
參數(shù)資料
型號: IDT72V273L15PF
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 20/45頁
文件大小: 0K
描述: IC FIFO 16384X18 15NS 80QFP
標準包裝: 45
系列: 72V
功能: 同步
存儲容量: 288K(16K x 18)
數(shù)據(jù)速率: 166MHz
訪問時間: 15ns
電源電壓: 3.15 V ~ 3.45 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 80-LQFP
供應商設(shè)備封裝: 80-TQFP(14x14)
包裝: 托盤
其它名稱: 72V273L15PF
27
IDT72V263/273/283/293/103/113 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
8K x 18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9/18, 256K x 9/18, 512K x9
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V223/233/243/253/263/273/283/293 3.3V HIGH DENSITY SUPERSYNC IITM NARROW BUS FIFO
512 x 18, 1K x 9/18, 2K x 9/18, 4K x 9/18, 8K x 9/18, 16K x 9/18, 32K x 9/18, 64K x 9/18, 128K x 9
FEBRUARY 11, 2009
Figure
9.
Write
Timing
and
First
Data
Word
Latency
Timing
(First
Word
Fall
Through
Mode)
NOTES:
1.
tSKEW1
is
the
minimum
time
between
a
rising
WCLK
edge
and
a
rising
RCLK
edge
to
guarantee
that
OR
will
go
LOW
after
two
RCLK
cycles
plus
t
REF
.If
the
time
between
the
rising
edge
of
WCLK
and
the
rising
edge
of
RCLK
is
less
than
tSKEW1
,then
OR
assertion
may
be
delayed
one
extra
RCLK
cycle.
2.
tSKEW2
is
the
minimum
time
between
a
rising
WCLK
edge
and
a
rising
RCLK
edge
to
guarantee
that
PAE
will
go
HIGH
after
one
RCLK
cycle
plus
t
PAES
.If
the
time
between
the
rising
edge
of
WCLK
and
the
rising
edge
of
RCLK
is
less
than
tSKEW2
,then
the
PAE
deassertion
may
be
delayed
one
extra
RCLK
cycle.
3.
LD
=
HIGH,
OE
=
LOW
4.
n=
PAE
offset,
m
=
PAF
offset
and
D
=
maximum
FIFO
depth.
5.
If
x18
Input
or
x18
Output
bus
Width
is
selected,
D
=
513
for
the
IDT72V223,
1,025
for
the
IDT72V233,
2,049
for
the
IDT72V24
3,
4,097
for
the
IDT72V253,
8,193
for
the
IDT72V263,
16,385
for
the
IDT72V273,
32,769
for
the
IDT72V283
and
65,537
for
the
IDT72V293.
Ifboth
x9
Input
and
x9
Output
bus
Widths
are
selected,
D
=
1,025
for
the
IDT72V223,
2,049
for
the
IDT72V233,
4,097
for
the
IDT
72V243,
8,193
for
the
IDT72V253,
16,385
for
the
IDT72V263,
32,769
for
the
IDT72V273,
65,537
for
the
IDT72V283
and
131,073
for
the
IDT72V293.
6
.
First
data
word
latency:
t
SKEW1
+
2*T
RCLK
+
t
REF
.
W
1
W
2
W
4
W
[n
+2]
W
[D-m-1]
W
[D-m-2]
W
[D-1]
W
D
W
[n+3]
W
[n+4]
W
[D-m]
W
[D-m+1]
WCLK
WEN
D
0
-
D
17
RCLK
tDH
tDS
tENS
tSKEW1
(1)
REN
Q
0
-Q
17
PAF
HF
PAE
IR
tDS
tSKEW2
tA
tREF
OR
tPAES
tHF
tPAFS
tWFF
W
[D-m+2]
W
1
tENH
4666
drw12
DATA
IN
OUTPUT
REGISTER
(2)
W
3
1
2
3
1
D-1
]
[
W
D-1
]
[
W
D-1
]
[
W
1
2
相關(guān)PDF資料
PDF描述
MS27505E11F35S CONN RCPT 13POS BOX MNT W/SCKT
D38999/26WG39PE CONN PLUG 39POS STRAIGHT W/PINS
VE-2WY-MV-F3 CONVERTER MOD DC/DC 3.3V 99W
VE-2WY-MV-F1 CONVERTER MOD DC/DC 3.3V 99W
VE-2WX-MX-F4 CONVERTER MOD DC/DC 5.2V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V273L15PF8 功能描述:IC FIFO 16384X18 15NS 80QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:90 系列:7200 功能:同步 存儲容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72V273L6BC 功能描述:IC FIFO 16384X18 6NS 100BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72V273L6PF 功能描述:IC FIFO 16384X18 6NS 80QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72V273L6PF8 功能描述:IC FIFO 16384X18 6NS 80QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:90 系列:7200 功能:同步 存儲容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT72V273L6PFG 功能描述:IC FIFO 16384X18 6NS 80QFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433