SUPERSYNC FIFOTM
參數(shù)資料
型號(hào): IDT72V2105L20PF
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 25/26頁(yè)
文件大小: 0K
描述: IC FIFO SUPERSYNCII 20NS 64-TQFP
標(biāo)準(zhǔn)包裝: 45
系列: 72V
功能: 同步
存儲(chǔ)容量: 4.7Mb(262k x 18)
訪問(wèn)時(shí)間: 20ns
電源電壓: 3 V ~ 3.6 V
工作溫度: 0°C ~ 70°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-TQFP(14x14)
包裝: 托盤(pán)
其它名稱(chēng): 72V2105L20PF
800-2332
IDT72V2105L20PF-ND
8
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
IDT72V295/72V2105 3.3V HIGH DENSITY CMOS
SUPERSYNC FIFOTM 131,072 x 18, 262,144 x 18
Number of
Words in
FIFO
0
1 to n (1)
(n+1) to 65,536
65,537 to (131,072-(m+1))
(131,072-m) (2) to 131,071
131,072
0
1 to n (1)
(n+1) to 131,072
131,073 to (262,144-(m+1))
(262,144-m) (2) to 262,143
262,144
TABLE II
STATUS FLAGS FOR FWFT MODE
IDT72V295
IDT72V2105
FF PAF HF PAE EF
HH
HL
L
HH
HL
H
HH
H
HH
L
H
HL
L
H
LL
LH
H
TABLE I
STATUS FLAGS FOR IDT STANDARD MODE
4668 drw 05
0
1 to n+1(1)
(n+2) to 65,537
(131,073-m)
(2)
to 131,072
131,073
0
1 to n+1(1)
(n+2) to 131,073
131,074 to (262,145-(m+1))
(262,145-m)
(2)
to 262,144
262,145
IR PAF HF PAE OR
LH
H
L
H
LH
H
L
H
HHL
LH
L
H
L
LLL
H
L
HL
L
H
L
IDT72V295
IDT72V2105
Number of
Words in
FIFO
(
1)
65,538 to (131,073-(m+1))
NOTES:
1. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n = 1,023 when serial offset loading is selected.
2. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.
NOTES:
1. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n = 1,023 when serial offset loading is selected.
2. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.
PROGRAMMING FLAG OFFSETS
Full and Empty Flag offset values are user programmable. The
IDT72V295/72V2105 has internal registers for these offsets. Default set-
tings are stated in the footnotes of Table 1 and Table 2. Offset values can
be programmed into the FIFO in one of two ways; serial or parallel loading
method. The selection of the loading method is done using the
LD (Load)
pin. During Master Reset, the state of the
LDinput determines whether serial
or parallel flag offset programming is enabled. A HIGH on
LDduring Master
Reset selects serial loading of offset values and in addition, sets a default
PAE offset value of 3FFH (a threshold 1,023 words from the empty
boundary), and a default
PAFoffset value of 3FFH (a threshold 1,023 words
from the full boundary). A LOW on
LD during Master Reset selects parallel
loading of offset values, and in addition, sets a default
PAE offset value of
07FH (a threshold 127 words from the empty boundary), and a default
PAF
offset value of 07FH (a threshold 127 words from the full boundary). See
Figure 3, Offset Register Location and Default Values.
In addition to loading offset values into the FIFO, it also possible to read
the current offset values. It is only possible to read offset values via parallel
read.
Figure 4, Programmable Flag Offset Programming Sequence, summa-
rizes the control pins and sequence for both serial and parallel programming
modes. For a more detailed description, see discussion that follows.
The offset registers may be programmed (and reprogrammed) any time
after Master Reset, regardless of whether serial or parallel programming
has been selected.
相關(guān)PDF資料
PDF描述
MS27474E16B99P CONN RCPT 23POS JAM NUT W/PINS
T 3635 000 CONN MALE 12POS CABLE MNT GOLD
VI-232-MX-F4 CONVERTER MOD DC/DC 15V 75W
VE-J7K-MX-S CONVERTER MOD DC/DC 40V 75W
VI-232-MX-F3 CONVERTER MOD DC/DC 15V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72V2105L20PF8 功能描述:IC FIFO SUPERSYNCII 20NS 64-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V2111L10PF 功能描述:IC FIFO SS 512X9 10NS 64QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V2111L10PF8 功能描述:IC FIFO SS 512X9 10NS 64QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V2111L10PFG 功能描述:IC FIFO SS 512X9 10NS 64QFP RoHS:是 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433
IDT72V2111L10PFG8 功能描述:IC FIFO SS 512X9 10NS 64QFP RoHS:是 類(lèi)別:集成電路 (IC) >> 邏輯 - FIFO 系列:72V 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱(chēng):74F433