- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9889 > IDT72T18125L6-7BB (IDT, Integrated Device Technology Inc)IC FIFO 524X18 2.5V 6-7NS 240BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT72T18125L6-7BB |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 53/55頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FIFO 524X18 2.5V 6-7NS 240BGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | 72T |
| 功能： | 異步，同步 |
| 存儲(chǔ)容量： | 9M（512K x 18） |
| 數(shù)據(jù)速率： | 10MHz |
| 訪問時(shí)間： | 3.8ns |
| 電源電壓： | 2.375 V ~ 2.625 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 240-BGA |
| 供應(yīng)商設(shè)備封裝： | 240-PBGA（19x19） |
| 包裝： | 托盤 |
| 其它名稱： | 72T18125L6-7BB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當(dāng)前第53頁第54頁第55頁
7
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72T1845/55/65/75/85/95/105/115/125 2.5V TeraSync 18-BIT/9-BIT FIFO 2Kx18/4Kx9, 4Kx18/
8Kx9, 8Kx18/16Kx9, 16Kx18/32Kx9, 32Kx18/64Kx9, 64Kx18/128Kx9, 128Kx18/256Kx9, 256Kx18/512Kx9, 512Kx18/1Mx9
FEBRUARY 10, 2009
PIN DESCRIPTION
Symbol
Name
I/O TYPE
Description
ASYR(1) Asynchronous
LVTTL
A HIGH on this input during Master Reset will select Synchronous read operation for the output port. A LOW
Read Port
INPUT
willselectAsynchronousoperation.IfAsynchronousisselectedtheFIFOmustoperateinIDTStandardmode.
ASYW(1) Asynchronous
LVTTL
A HIGH on this input during Master Reset will select Synchronous write operation for the input port. A LOW
WritePort
INPUT
will select Asynchronous operation.
BE(1)
Big-Endian/
LVTTL
During Master Reset, a LOW on
BE will select Big-Endian operation. A HIGH on BE during Master Reset
Little-Endian
INPUT
willselectLittle-Endianformat.
D0–D17 DataInputs
HSTL-LVTTL Data inputs for an 18- or 9-bit bus. When in 18- or 9-bit mode, the unused input pins should be tied to GND.
INPUT
EF/OR
Empty Flag/
HSTL-LVTTL In the IDT Standard mode, the
EFfunctionisselected.EFindicateswhetherornottheFIFOmemoryisempty.
Output Ready
OUTPUT
In FWFT mode, the
OR function is selected. OR indicates whether or not there is valid data available at the
outputs.
ERCLK RCLK Echo
HSTL-LVTTL Read clock Echo output, only available when the Read is setup for Synchronous mode.
OUTPUT
EREN
Read Enable Echo HSTL-LVTTL Read Enable Echo output, only available when the Read is setup for Synchronous mode.
OUTPUT
FF/IR
Full Flag/
HSTL-LVTTL In the IDT Standard mode, the
FF function is selected. FF indicates whether or not the FIFO memory is
Input Ready
OUTPUT
full. In the FWFT mode, the
IR function is selected. IR indicates whether or not there is space available for
writing to the FIFO memory.
FSEL0(1) Flag Select Bit 0
LVTTL
During Master Reset, this input along with FSEL1 and the
LD pin, will select the default offset values for the
INPUT
programmable flags
PAE and PAF. There are up to eight possible settings available.
FSEL1(1) Flag Select Bit 1
LVTTL
During Master Reset, this input along with FSEL0 and the
LD pin will select the default offset values for the
INPUT
programmable flags
PAE and PAF. There are up to eight possible settings available.
FWFT/
First Word Fall
HSTL-LVTTL During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset, this pin
SI
Through/Serial In
INPUT
functions as a serial input for loading offset registers. If Asynchronous operation of the read port has been
selected then the FIFO must be setup in IDT Standard mode.
HF
Half-Full Flag
HSTL-LVTTL
HF indicates whether the FIFO memory is more or less than half-full.
OUTPUT
IP(1)
Interspersed Parity
LVTTL
During Master Reset, a LOW on IP will select Non-Interspersed Parity mode. A HIGH will select Interspersed
INPUT
Parity mode.
IW(1)
InputWidth
LVTTL
This pin, along with OW, selects the bus width of the write port. See Table 1 for bus size configuration.
INPUT
LD
Load
HSTL-LVTTL This is a dual purpose pin. During Master Reset, the state of the
LD input along with FSEL0 and FSEL1,
INPUT
determines one of eight default offset values for the
PAEandPAFflags,alongwiththemethodbywhichthese
offsetregisterscanbeprogrammed,parallelorserial(seeTable2).AfterMasterReset,thispinenableswriting
to and reading from the offset registers. THIS PIN MUST BE HIGH AFTER MASTER RESET TO WRITE
OR READ DATA TO/FROM THE FIFO MEMORY.
MARK
Mark for Retransmit HSTL-LVTTL When this pin is asserted the current location of the read pointer will be marked. Any subsequent Retransmit
INPUT
operation will reset the read pointer to this position.
MRS
Master Reset
HSTL-LVTTL
MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Master
INPUT
Reset, the FIFO is configured for either FWFT or IDT Standard mode, Bus-Matching configurations,
Synchronous/Asynchronousoperationofthereadorwriteport,oneofeightprogrammableflagdefaultsettings,
serialorparallelprogrammingoftheoffsetsettings,Big-Endian/Little-Endianformat,zerolatencytimingmode,
interspersed parity, and synchronous versus asynchronous programmable flag timing modes.
OE
OutputEnable
HSTL-LVTTL
OE provides Asynchronous three-state control of the data outputs, Qn.During a Master or Partial Reset the
INPUT
OE input is the only input that provide High-Impedance control of the data outputs.
OW(1)
OutputWidth
LVTTL
This pin, along with IW, selects the bus width of the read port. See Table 1 for bus size configuration.
INPUT
PAE
Programmable
HSTL-LVTTL
PAE goes LOW if the number of words in the FIFO memory is less than offset n, which is stored in the Empty
Almost-EmptyFlag
OUTPUT
Offset register.
PAEgoesHIGHifthenumberofwordsintheFIFOmemoryisgreaterthanorequaltooffsetn.
PAF
Programmable
HSTL-LVTTL
PAF goes HIGH if the number of free locations in the FIFO memory is more than offset m, which is stored in
Almost-FullFlag
OUTPUT
the Full Offset register.
PAFgoesLOWifthenumberoffreelocationsintheFIFOmemoryislessthanorequal
tom.
PFM(1)
Programmable
LVTTL
During Master Reset, a LOW on PFM will select Asynchronous Programmable flag timing mode. A HIGH on
Flag Mode
INPUT
PFM will select Synchronous Programmable flag timing mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX7821KP+T | IC ADC 8BIT T/H 20-PLCC |
| IDT72T36125L5BBG | IC FIFO 524X18 5NS 240BGA |
| MAX154BCAG+T | IC ADC 8BIT 400KSPS 24-SSOP |
| IDT72T36125L5BB | IC FIFO 524X18 5NS 240BGA |
| MAX1068CEEG+T | IC ADC 14BIT 200KSPS 24-QSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72T1845L4-4BB | 功能描述:IC FIFO 2048X18 2.5V 4NS 240BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72T1845L5BB | 功能描述:IC FIFO 2048X18 2.5V 5NS 144BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72T1845L5BBI | 功能描述:IC FIFO 2048X18 2.5V 5NS 144BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72T1845L6-7BB | 功能描述:IC FIFO 2048X18 6-7NS 144BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72T1855L4-4BB | 功能描述:IC FIFO 4096X18 2.5V 4NS 144BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。