- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377423 > IDT72835LB15PF (INTEGRATED DEVICE TECHNOLOGY INC) CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18 PDF資料下載
參數(shù)資料
| 型號： | IDT72835LB15PF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18 |
| 中文描述： | 2K X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128 |
| 封裝： | TQFP-128 |
| 文件頁數(shù)： | 10/26頁 |
| 文件大?。?/td> | 334K |
| 代理商： | IDT72835LB15PF |
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO
TM
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
10
Figure 2. Writing to Offset Registers
LD
0
WEN
0
WCLK
Selection
Writing to offset registers:
Empty Offset
Full Offset
0
1
No Operation
1
0
Write Into FIFO
1
1
No Operation
Figure 3. Offset Register Location and Default Values
NOTE:
1.
The same selection sequence applies to reading fromthe registers.
REN
is enabled and
read is performed on the LOW-to-HIGH transition of RCLK.
NOTE:
1. Any bits of the offset register not being programmed should be set to zero.
SIGNAL DESCRIPTIONS:
INPUTS:
DATA IN (D
0
- D
17
)
Data inputs for 18-bit wide data.
CONTROLS:
RESET (
RSA
/
RSB
)
Reset is accomplished whenever the Reset (
RSA
/
RSB
) input is taken to
a LOW state. During reset, both internal read and write pointers are set to
the first location. A reset is required after power-up before a write operation
can take place. The Half-Full flag (
HFA
/
HFB
) and Programmable Almost-
Full flag (
PAFA
/
PAFB
) will be reset to HIGH after t
RSF
. The Programmable
Almost-Empty flag (
PAEA
/
PAEB
) will be reset to LOW after t
RSF
. The Full
Flag (
FFA
/
FFB
) will reset to HIGH. The Empty Flag (
EFA
/
EFB
) will reset to
LOW in IDT Standard mode but will reset to HIGH in FWFT mode. During
reset, the output register is initialized to all zeros and the offset registers are
initialized to their default values.
WRITE CLOCK (WCLKA/WCLKB)
A write cycle is initiated on the LOW-to-HIGH transition of the Write
Clock (WCLKA/WCLKB). Data setup and hold times must be met with
respect to the LOW-to-HIGH transition of WCLK.
The Write and Read Clocks can be asynchronous or coincident.
WRITE ENABLE (
WENA
/
WENB
)
When the
WENA
/
WENB
input is LOW, data may be loaded into the FIFO
RAMarray on the rising edge of every WCLK cycle if the device is not full.
Data is
stored in the RAMarray sequentially and independently of any
ongoing read
operation.
When
WEN
is HIGH, no new data is written in the RAMarray on each
WCLK cycle.
To prevent data overflow in the IDT Standard Mode,
FF
will go LOW,
inhibiting further write operations. Upon the completion of a valid read cycle,
FF
will go HIGH allowing a write to occur. The
FF
flag is updated on the rising
edge of WCLK.
To prevent data overflow in the FWFT mode, Input Ready
(
IRA
,
IRB
) will
go HIGH, inhibiting further write operations. Upon the completion of a valid
read cycle,
IR
will go LOW allowing a write to occur. The
IR
flag is updated
on the rising edge of WCLK.
WEN
is ignored when the FIFO is full in either FWFT or IDT Standard
mode.
READ CLOCK (RCLKA/RCLKB)
Data can be read on the outputs on the LOW-to-HIGH transition of the
Read clock (RCLKA/RCLKB), when Output Enable (
OEA
/
OEB
) is set LOW.
The Write and Read Clocks can be asynchronous or coincident.
READ ENABLE (
RENA
/
RENB
)
When Read Enable (
RENA
/
RENB
) is LOW, data is loaded fromthe RAM
array into the output register on the rising edge of every RCLK cycle if the
device is not empty.
When the
REN
input is HIGH, the output register holds the previous data
and no new data is loaded into the output register. The data outputs Q
0
-Q
n
maintain the previous data value.
In the IDT Standard mode, every word accessed at Q
n
, including the first
word written to an empty FIFO, must be requested using
REN
. When the
last word has been read fromthe FIFO, the Empty Flag (
EFA
/
EFB
) will go
LOW, inhibiting further read operations.
REN
is ignored when the FIFO is
empty. Once a write is performed,
EF
will go HIGH allowing a read to occur.
The
EF
flag is updated on the rising edge of RCLK.
In the FWFT mode, the first word written to an empty FIFO automatically
goes to the outputs Q
n
, on the third valid LOW to HIGH transition of RCLK
+ t
SKEW
after the first write.
REN
does not need to be asserted LOW. In order
to access all other words, a read must be executed using
REN
. The RCLK
LOW to HIGH transition after the last word has been read fromthe FIFO,
Output Ready (
ORA
/
ORB
) will go HIGH with a true read (RCLK with
REN
= LOW), inhibiting further read operations.
REN
is ignored when the FIFO
is empty.
OUTPUT ENABLE (
OEA
/
OEB
)
When Output Enable (
OEA
/
OEB
) is enabled (LOW), the parallel output
buffers receive data fromthe output register. When
OE
is disabled (HIGH),
the Q output data bus is in a high-impedance state.
LOAD (
LDA
/
LDB
)
The IDT72805LB/72815LB/72825LB/72835LB/72845LB devices con-
tain two 12-bit offset registers with data on the inputs, or read on the outputs.
When the Load (
LDA
/
LDB
) pin is set LOW and
WEN
is set LOW, data on
the inputs D0-D11 is written into the Empty Offset register on the first LOW-
to-HIGH transition of the Write clock (WCLK). When the
LD
pin and
WEN
are held LOW then data is written into the Full Offset register on the second
LOW-to-HIGH transition of WCLK. The third transition of WCLK again writes
to the Empty Offset register.
However, writing all offset registers does not have to occur at one time.
One or two offset registers can be written and then by bringing the
LD
pin
HIGH, the FIFO is returned to normal read/write operation. When the
LD
pin
is set LOW, and
WEN
is LOW, the next offset register in sequence is written.
EMPTY OFFSET REGISTER
DEFAULT VALUE
001FH (72805) 003FH (72815):
007FH (72825/72835/72845)
17
11
0
FULL OFFSET REGISTER
DEFAULT VALUE
001FH (72805) 003FH (72815):
007FH (72825/72835/72845)
17
11
0
3139 drw 04
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72835LB15PFI | CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18 |
| IDT72835LB20BG | CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18 |
| IDT72835LB20BGI | CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18 |
| IDT72835LB20PF | CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18 |
| IDT72835LB20PFI | CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72835LB15PF8 | 功能描述:IC FIFO SYNC DL 2048X18 128TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72835LB15PFI | 功能描述:IC FIFO SYNC DL 2048X18 128TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72835LB15PFI8 | 功能描述:IC FIFO SYNC DL 2048X18 128TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72835LB25PF | 功能描述:IC FIFO SYNC DL 2048X18 128TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72835LB25PF8 | 功能描述:IC FIFO SYNC DL 2048X18 128TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
發(fā)布緊急采購，3分鐘左右您將得到回復。