參數(shù)資料
型號： IDT72825LB20PF
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： DRAM
英文描述： CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18
中文描述： 1K X 18 BI-DIRECTIONAL FIFO, 15 ns, PQFP128
封裝： TQFP-128
文件頁數(shù)： 7/26頁
文件大?。?/td> 334K
代理商： IDT72825LB20PF
7
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFO
TM
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
FUNCTIONAL DESCRIPTION
TIMING MODES: IDT STANDARD vs FIRST WORD FALL THROUGH
(FWFT) MODE
The IDT72805LB/72815LB/72825LB/72835LB/72845LB support two
different timng modes of operation. The selection of which mode will
operate is determned during configuration at Reset (
RS
). During a
RS
operation, the First Load (
FL
), Read Expansion Input (
RXI
) and Write
Expansion Input (
WXI
) pins are used to select the timng mode per the truth
table shown in Table 3. In IDT Standard Mode, the first word written to an
empty FIFO will not appear on the data output lines unless a specific read
operation is performed. A read operation, which consists of activating Read
Enable (
REN
) and enabling a rising Read Clock (RCLK) edge, will shift the
word frominternal memory to the data output lines. In FWFT mode, the first
word written to an empty FIFO is clocked directly to the data output lines
after three transitions of the RCLK signal. A
REN
does not have to be
asserted for accessing the first word.
Various signals, both input and output signals operate differently de-
pending on which timng mode is in effect.
IDT STANDARD MODE
In this mode, the status flags,
FF
,
PAF
,
HF
,
PAE
and
EF
operate in the
manner outlined in Table 1. To write data into to the FIFO, Write Enable
(
WEN
) must be LOW. Data presented to the DATA IN lines will be clocked
into the FIFO on subsequent transitions of the Write Clock (WCLK). After the
first write is performed, the Empty Flag (
EF
) will go HIGH. Subsequent
writes will continue to fill up the FIFO. The Programmable Almost-Empty
flag (
PAE
) will go HIGH after n + 1 words have been loaded into the FIFO,
where n is the Empty offset value. The default setting for this value is stated
in the footnote of Table 1. This parameter is also user programmable. See
section on Programmable Flag Offset Loading.
If one continued to write data into the FIFO, and we assumed no read
operations were taking place, the Half-Full flag (
HF
) would toggle to LOW
once the 129th (IDT72805LB), 257th (IDT72815LB), 513th (IDT72825LB),
1,025th (IDT72835LB), and 2,049th (IDT72845LB) word respectively was
written into the FIFO. Continuing to write data into the FIFO will cause the
Programmable Almost-Full flag (
PAF
) to go LOW. Again, if no reads are
performed, the
PAF
will go LOW after (256-m writes for the IDT72805LB,
(512-m writes for the IDT72815LB, (1,024-m writes for the IDT72825LB,
(2,048–m) writes for the IDT72835LB and (4,096–m) writes for the
IDT72845LB. The offset “m” is the Full offset value. This parameter is also
user programmable. See section on Programmable Flag Offset Loading. If
there is no Full offset specified, the
PAF
will be LOW when the device is 31
away fromcompletely full for IDT72805LB, 63 away fromcompletely full for
IDT72815LB, and 127 away fromcompletely full for the IDT72825LB/
72835LB/72845LB.
When the FIFO is full, the Full Flag (
FF
) will go LOW, inhibiting further
write operations. If no reads are performed after a reset,
FF
will go LOW
after D writes to the FIFO. D = 256 writes for the IDT72805LB, 512 for the
IDT72815LB, 1,024 for the IDT72825LB, 2,048 for the IDT72835LB and
4,096 for the IDT72845LB, respectively.
If the FIFO is full, the first read operation will cause
FF
to go HIGH.
Subsequent read operations will cause
PAF
and the Half-Full flag (
HF
) to
go HIGH at the conditions described in Table 1. If further read operations
occur, without write operations, the Programmable Almost-Empty flag
(
PAE
) will go LOW when there are n words in the FIFO, where n is the Empty
offset value. If there is no Empty offset specified, the
PAE
will be LOW when
the device is 31 away fromcompletely empty for IDT72805LB, 63 away from
completely empty for IDT72815LB, and 127 away fromcompletely empty
for IDT72825LB/72835LB/72845LB. Continuing read operations will cause
the FIFO to be empty. When the last word has been read fromthe FIFO, the
EF
will go LOW inhibiting further read operations.
REN
is ignored when the
FIFO is empty.
FIRST WORD FALL THROUGH MODE (FWFT)
In this mode, the status flags,
IR
,
PAF
,
HF
, PAE and
OR
operate in the
manner outlined in Table 2. To write data into to the FIFO,
WEN
must be
LOW. Data presented to the DATA IN lines will be clocked into the FIFO on
subsequent transitions of WCLK. After the first write is performed, the
Output Ready (
OR
) flag will go LOW. Subsequent writes will continue to fill
up the FIFO.
PAE
will go HIGH after n + 2 words have been loaded into the
FIFO, where n is the Empty offset value. The default setting for this value
is stated in the footnote of Table 2. This parameter is also user program-
mable. See section on Programmable Flag Offset Loading.
If one continued to write data into the FIFO, and we assumed no read
operations were taking place, the
HF
would toggle to LOW once the 130th
(72805LB), 258th (72815LB), 514th (72825LB), 1,026th (72835LB), and
2,050th (72845LB) word respectively was written into the FIFO. Continuing
to write data into the FIFO will cause the
PAF
to go LOW. Again, if no reads
are performed, the
PAF
will go LOW after (257-m writes for the IDT72805LB,
(513-m writes for the IDT72815LB, (1,025-m writes for the IDT72825LB,
(2,049–m) writes for the IDT72835LB and (4,097–m) writes for the
IDT72845LB, where mis the Full offset value. The default setting for this
value is stated in the footnote of Table 2.
When the FIFO is full, the Input Ready (
IR
) flag will go HIGH, inhibiting
further write operations. If no reads are performed after a reset,
IR
will go
HIGH after D writes to the FIFO. D = 257 writes for the IDT72805LB, 513
for the IDT72815LB, 1,025 for the IDT72825LB, 2,049 for the IDT72835LB
and 4,097 for the IDT72845LB. Note that the additional word in FWFT mode
is due to the capacity of the memory plus output register.
If the FIFO is full, the first read operation will cause the
IR
flag to go LOW.
Subsequent read operations will cause the
PAF
and
HF
to go HIGH at the
conditions described in Table 2. If further read operations occur, without
write operations, the
PAE
will go LOW when there are n + 1 words in the
FIFO, where n is the Empty offset value. If there is no Empty offset specified,
the
PAE
will be LOW when the device is 32 away fromcompletely empty for
IDT72805LB, 64 away fromcompletely empty for IDT72815LB, and 128
away fromcompletely empty for IDT72825LB/72835LB/72845LB. Continu-
ing read operations will cause the FIFO to be empty. When the last word has
been read fromthe FIFO,
OR
will go HIGH inhibiting further read operations.
REN
is ignored when the FIFO is empty.
PROGRAMMABLE FLAG LOADING
Full and Empty flag Offset values can be user programmable. The
IDT72805LB/72815LB/72825LB/72835LB/72845LB has internal registers
for these offsets. Default settings are stated in the footnotes of Table 1 and
Table 2. Offset values are loaded into the FIFO using the data input lines D
0
-
D
11
. To load the offset registers, the Load (
LD
) pin and
WEN
pin must be
held LOW. Data present on D
0
-D
11
will be transferred in to the Empty Offset
register on the first LOW-to-HIGH transition of WCLK. By continuing to hold
the
LD
and
WEN
pin low, data present on D
0
-D
11
will be transferred into the
Full Offset register on the next transition of the WCLK. The third transition
again writes to the Empty Offset register. Writing all offset registers does not
have to occur at one time. One or two offset registers can be written and then
相關(guān)PDF資料
PDF描述
IDT72825LB20PFI CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18
IDT72825LB35BG CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18
IDT72835LB CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18
IDT72835LB10PF CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18
IDT72835LB10PFI CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT72825LB25BG 功能描述:IC FIFO SYNC DL 1024X18 121BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72825LB25BG8 功能描述:IC FIFO SYNC DL 1024X18 121BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72825LB25PF 功能描述:IC FIFO SYNC DL 1024X18 128TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF
IDT72825LB25PF8 功能描述:IC FIFO SYNC DL 1024X18 128TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF
IDT7282L12PA 功能描述:IC FIFO 1KX9 12NS 56TSSOP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*