IDT723653/723663/723673 CMOS SyncFIFOTM WITH BUS-MATCHING" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� IDT723653L12PF8
寤犲晢锛� IDT, Integrated Device Technology Inc
鏂囦欢闋佹暩(sh霉)锛� 6/29闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC FIFO SYNC 2048X36 128-TQFP
鐢�(ch菐n)鍝佽畩鍖栭€氬憡锛� Product Discontinuation 27/Jul/2009
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1,000
绯诲垪锛� 7200
鍔熻兘锛� 鍚屾
瀛樺劜瀹归噺锛� 72K锛�2K x 36锛�
鏁�(sh霉)鎿�(j霉)閫熺巼锛� 83MHz
瑷晱鏅�(sh铆)闁擄細 12ns
闆绘簮闆诲锛� 4.5 V ~ 5.5 V
宸ヤ綔婧害锛� 0°C ~ 70°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 128-LQFP
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 128-TQFP锛�14x20锛�
鍖呰锛� 甯跺嵎 (TR)
鍏跺畠鍚嶇ū锛� 723653L12PF8
14
COMMERCIALTEMPERATURERANGE
IDT723653/723663/723673 CMOS SyncFIFOTM WITH BUS-MATCHING
2,048 x 36 x 2, 4,096 x 36 x 2 and 8,192 x 36 x 2
transition of an Almost-Full flag synchronizing clock begins the first synchroni-
zation cycle if it occurs at time tSKEW2 or greater after the read that reduces the
number of words in memory to [2,048/4,096/8,192-(Y+1)]. Otherwise, the
subsequent synchronizing clock cycle may be the first synchronization cycle
(see Figure 16).
MAILBOX REGISTERS
Two 36-bit bypass registers are on the IDT723653/723663/723673 to pass
command and control information between Port A and Port B without putting it
in queue. The Mailbox select (MBA, MBB) inputs choose between a mail
register and a FIFO for a port data transfer operation. The usable width of both
the Mail1 and Mail2 Registers matches the selected bus size for Port B.
A LOW-to-HIGH transition on CLKA writes data to the Mail1 Register when
a Port A write is selected by
CSA, W/RA, and ENA with MBA HIGH. If the
selectedPortBbussizeis36bits,theusablewidthoftheMail1Registeremploys
datalinesA0-A35.IftheselectedPortBbussizeis18bits,thentheusablewidth
of the Mail1 Register employs data lines A0-A17. (In this case, A18-A35 are
don鈥檛 care inputs.) If the selected Port B bus size is 9 bits, then the usable width
oftheMail1RegisteremploysdatalinesA0-A8.(Inthiscase,A9-A35aredon鈥檛
care inputs.)
ALOW-to-HIGHtransitiononCLKBwritesB0-B35datatotheMail2Register
when a Port B write is selected by
CSB, W/RB, and ENB with MBB HIGH. If
the selected Port B bus size is 36 bits, the usable width of the Mail2 employs
datalinesB0-B35.IftheselectedPortBbussizeis18bits,thentheusablewidth
of the Mail2 Register employs data lines B0-B17. (In this case, B18-B35 are
don鈥檛 care inputs.) If the selected Port B bus size is 9 bits, then the usable width
oftheMail2RegisteremploysdatalinesB0-B8.(Inthiscase,B9-B35aredon鈥檛
care inputs.)
Writing data to a mail register sets its corresponding flag (
MBF1 or MBF2)
LOW.AttemptedwritestoamailregisterareignoredwhilethemailflagisLOW.
When data outputs of a port are active, the data on the bus comes from the
FIFO output register when the port Mailbox select input is LOW and from the
mail register when the port Mailbox select input is HIGH.
The Mail1 Register Flag (
MBF1)issetHIGHbyaLOW-to-HIGHtransition
on CLKB when a Port B read is selected by
CSB, W/RB, and ENB with MBB
HIGH. For a 36-bit bus size, 36 bits of mailbox data are placed on B0-B35. For
an 18-bit bus size, 18 bits of mailbox data are placed on B0-B17. (In this case,
B18-B35 are indeterminate.) For a 9-bit bus size, 9 bits of mailbox data are
placed on B0-B8. (In this case, B9-B35 are indeterminate.)
The Mail2 Register Flag (
MBF2)issetHIGHbyaLOW-to-HIGHtransition
on CLKA when a Port A read is selected by
CSA, W/RA, and ENA with MBA
HIGH.
For a 36-bit bus size, 36 bits of mailbox data are placed on A0-A35. For an
18-bitbussize,18bitsofmailboxdataareplacedonA0-A17.(Inthiscase,A18-
A35 are indeterminate.) For a 9-bit bus size, 9 bits of mailbox data are placed
on A0-A8. (In this case, A9-A35 are indeterminate.)
Thedatainamailregisterremainsintactafteritisreadandchangesonlywhen
new data is written to the register. The Endian select feature has no effect on
mailboxdata.Formailregisterandmailregisterflagtimingdiagrams,seeFigure
17 and 18.
BUS SIZING
The Port B bus can be configured in a 36-bit long word, 18-bit word, or 9-
bit byte format for data read from the FIFO. The levels applied to the Port B Bus
Sizeselect(SIZE)andtheBus-Matchselect(BM)determinethePortBbussize.
These levels should be static throughout FIFO operation. Both bus size
selectionsareimplementedatthecompletionofReset,bythetimetheFull/Input
Ready flag is set HIGH, as shown in Figure 2.
Two different methods for sequencing data transfer are available for Port B
when the bus size selection is either byte-or word-size. They are referred to
asBig-Endian(mostsignificantbytefirst)andLittle-Endian(leastsignificantbyte
first). The level applied to the Big-Endian select (BE) input during the LOW-to-
HIGHtransitionof
RS1selectstheendianmethodthatwillbeactiveduringFIFO
operation. BE is a don鈥檛 care input when the bus size selected for Port B is long
word.TheendianmethodisimplementedatthecompletionofReset,bythetime
the Full/Input Ready flag is set HIGH, as shown in Figure 2.
Only 36-bit long word data is written to or read from the FIFO memory on the
IDT723653/723663/723673. Bus-matching operations are done after data is
read from the FIFO RAM. These bus-matching operations are not available
when transferring data via mailbox registers. Furthermore, both the word- and
byte-size bus selections limit the width of the data bus that can be used for mail
registeroperations.Inthiscase,onlythosebytelanesbelongingtotheselected
word- or byte-size bus can carry mailbox data. The remaining data outputs will
be indeterminate. The remaining data inputs will be don鈥檛 care inputs. For
example,whenaword-sizebusisselected,thenmailboxdatacanbetransmitted
only between A0-A17 and B0-B17. When a byte-size bus is selected, then
mailboxdatacanbetransmittedonlybetweenA0-A8andB0-B8.(SeeFigures
17 and 18).
BUS-MATCHING FIFO READS
DataisreadfromtheFIFORAMin36-bitlongwordincrements.Ifalongword
bussizeisimplemented,theentirelongwordimmediatelyshiftstotheFIFOoutput
register. If byte or word size is implemented on Port B, only the first one or two
bytes appear on the selected portion of the FIFO output register, with the rest
of the long word stored in auxiliary registers. In this case, subsequent FIFO
reads output the rest of the long word to the FIFO output register in the order
shown by Figure 2.
When reading data from FIFO in byte or word format, the unused B0-B35
outputsareindeterminate.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MAX155BEWI+T IC ADC 8BIT 8CH T/H&REF 28-SOIC
IDT723653L12PF IC FIFO SYNC 2048X36 128-TQFP
MAX1296ACEG+ IC ADC 12BIT 420KSPS 24-QSOP
ISL4270EIRZ IC 3DRVR/3RCVR RS232 3V 32-QFN
PI90LV032AWEX IC LINE DVR QUAD LVDS 3V 16-SOIC
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
IDT723653L15PF 鍔熻兘鎻忚堪:IC FIFO SYNC 2048X36 128-TQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 閭忚集 - FIFO 绯诲垪:7200 妯�(bi膩o)婧�(zh菙n)鍖呰:15 绯诲垪:74F 鍔熻兘:鐣版 瀛樺劜瀹归噺:256锛�64 x 4锛� 鏁�(sh霉)鎿�(j霉)閫熺巼:- 瑷晱鏅�(sh铆)闁�:- 闆绘簮闆诲:4.5 V ~ 5.5 V 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:閫氬瓟 灏佽/澶栨:24-DIP锛�0.300"锛�7.62mm锛� 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:24-PDIP 鍖呰:绠′欢 鍏跺畠鍚嶇ū:74F433
IDT723653L15PF8 鍔熻兘鎻忚堪:IC FIFO SYNC 2048X36 128-TQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 閭忚集 - FIFO 绯诲垪:7200 妯�(bi膩o)婧�(zh菙n)鍖呰:15 绯诲垪:74F 鍔熻兘:鐣版 瀛樺劜瀹归噺:256锛�64 x 4锛� 鏁�(sh霉)鎿�(j霉)閫熺巼:- 瑷晱鏅�(sh铆)闁�:- 闆绘簮闆诲:4.5 V ~ 5.5 V 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:閫氬瓟 灏佽/澶栨:24-DIP锛�0.300"锛�7.62mm锛� 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:24-PDIP 鍖呰:绠′欢 鍏跺畠鍚嶇ū:74F433
IDT723654L12PF 鍔熻兘鎻忚堪:IC FIFO BI SYNC 4096X36 128QFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 閭忚集 - FIFO 绯诲垪:7200 妯�(bi膩o)婧�(zh菙n)鍖呰:15 绯诲垪:74F 鍔熻兘:鐣版 瀛樺劜瀹归噺:256锛�64 x 4锛� 鏁�(sh霉)鎿�(j霉)閫熺巼:- 瑷晱鏅�(sh铆)闁�:- 闆绘簮闆诲:4.5 V ~ 5.5 V 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:閫氬瓟 灏佽/澶栨:24-DIP锛�0.300"锛�7.62mm锛� 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:24-PDIP 鍖呰:绠′欢 鍏跺畠鍚嶇ū:74F433
IDT723654L12PF8 鍔熻兘鎻忚堪:IC FIFO BI SYNC 4096X36 128QFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 閭忚集 - FIFO 绯诲垪:7200 妯�(bi膩o)婧�(zh菙n)鍖呰:15 绯诲垪:74F 鍔熻兘:鐣版 瀛樺劜瀹归噺:256锛�64 x 4锛� 鏁�(sh霉)鎿�(j霉)閫熺巼:- 瑷晱鏅�(sh铆)闁�:- 闆绘簮闆诲:4.5 V ~ 5.5 V 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:閫氬瓟 灏佽/澶栨:24-DIP锛�0.300"锛�7.62mm锛� 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:24-PDIP 鍖呰:绠′欢 鍏跺畠鍚嶇ū:74F433
IDT723654L15PF 鍔熻兘鎻忚堪:IC FIFO BI SYNC 4096X36 128QFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 閭忚集 - FIFO 绯诲垪:7200 妯�(bi膩o)婧�(zh菙n)鍖呰:15 绯诲垪:74F 鍔熻兘:鐣版 瀛樺劜瀹归噺:256锛�64 x 4锛� 鏁�(sh霉)鎿�(j霉)閫熺巼:- 瑷晱鏅�(sh铆)闁�:- 闆绘簮闆诲:4.5 V ~ 5.5 V 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:閫氬瓟 灏佽/澶栨:24-DIP锛�0.300"锛�7.62mm锛� 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:24-PDIP 鍖呰:绠′欢 鍏跺畠鍚嶇ū:74F433