- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9928 > IDT72275L15PFI (IDT, Integrated Device Technology Inc)IC FIFO 32768X18 LP 15NS 64-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT72275L15PFI |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 4/25頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FIFO 32768X18 LP 15NS 64-TQFP |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存儲(chǔ)容量： | 589K（32K x 18） |
| 數(shù)據(jù)速率： | 67MHz |
| 訪問時(shí)間： | 15ns |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-TQFP（14x14） |
| 包裝： | 托盤 |
| 其它名稱： | 72275L15PFI |
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72275/72285
CMOS SuperSync FIFO 32,768 x 18 and 65,536 x 18
12
To prevent data overflow in the IDT Standard mode, FF will go LOW,
inhibitingfurtherwriteoperations.Uponthecompletionofavalidreadcycle,FF
willgoHIGHallowingawritetooccur.TheFF isupdatedbytwoWCLKcycles
+ tSKEW after the RCLK cycle.
To prevent data overflow in the FWFT mode, IR will go HIGH, inhibiting
further write operations. Upon the completion of a valid read cycle, IR will go
LOW allowing a write to occur. The IR flag is updated by two WCLK cycles +
tSKEW after the valid RCLK cycle.
WENisignoredwhentheFIFOisfullineitherFWFTorIDTStandardmode.
READ CLOCK (RCLK)
A read cycle is initiated on the rising edge of the RCLK input. Data can be
read on the outputs, on the rising edge of the RCLK input. It is permissible to
stoptheRCLK.NotethatwhileRCLKisidle,theEF/OR,PAEandHFflagswill
not be updated. (Note that RCLK is only capable of updating the HF flag to
HIGH.) The Write and Read Clocks can be independent or coincident.
READ ENABLE (REN)
WhenReadEnableisLOW,dataisloadedfromtheRAMarrayintotheoutput
register on the rising edge of every RCLK cycle if the device is not empty.
WhentheRENinputisHIGH,theoutputregisterholdsthepreviousdataand
nonewdataisloadedintotheoutputregister.ThedataoutputsQ0-Qnmaintain
the previous data value.
In the IDT Standard mode, every word accessed at Qn, including the first
wordwrittentoanemptyFIFO,mustberequestedusingREN.Whenthelast
wordhasbeenreadfromtheFIFO,theEmptyFlag(EF)willgoLOW,inhibiting
furtherreadoperations.RENisignoredwhentheFIFOisempty.Onceawrite
isperformed,EFwillgoHIGHallowingareadtooccur.TheEFflagisupdated
by two RCLK cycles + tSKEW after the valid WCLK cycle.
IntheFWFTmode,thefirstwordwrittentoanemptyFIFOautomaticallygoes
to the outputs Qn, on the third valid LOW to HIGH transition of RCLK + tSKEW
afterthefirstwrite.RENdoesnotneedtobeassertedLOW.Inordertoaccess
allotherwords,areadmustbeexecutedusingREN.TheRCLKLOWtoHIGH
transitionafterthelastwordhasbeenreadfromtheFIFO,OutputReady(OR)
willgoHIGHwithatrueread(RCLKwithREN =LOW),inhibitingfurtherread
operations. REN is ignored when the FIFO is empty.
SERIAL ENABLE (SEN)
The SEN input is an enable used only for serial programming of the offset
registers. The serial programming method must be selected during Master
Reset.SENisalwaysusedinconjunctionwithLD.Whentheselinesareboth
LOW,dataattheSIinputcanbeloadedintotheprogramregisteronebitforeach
LOW-to-HIGH transition of WCLK. (See Figure 4.)
WhenSENisHIGH,theprogrammableregistersretainstheprevioussettings
andnooffsetsareloaded.SENfunctionsthesamewayinbothIDTStandard
and FWFT modes.
OUTPUT ENABLE (OE)
WhenOutputEnableisenabled(LOW),theparalleloutputbuffersreceive
datafromtheoutputregister.WhenOEisHIGH,theoutputdatabus(Qn)goes
intoahighimpedancestate.
LOAD (LD)
This is a dual purpose pin. During Master Reset, the state of the LD input
determinesoneoftwodefaultoffsetvalues(127or1,023)forthePAEandPAF
flags,alongwiththemethodbywhichtheseoffsetregisterscanbeprogrammed,
parallelorserial.AfterMasterReset,LDenableswriteoperationstoandread
operationsfromtheoffsetregisters.Onlytheoffsetloadingmethodcurrently
selectedcanbeusedtowritetotheregisters.Offsetregisterscanbereadonly
inparallel.ALOWonLDduringMasterResetselectsadefaultPAEoffsetvalue
of07FH(athreshold127wordsfromtheemptyboundary),adefaultPAFoffset
value of 07FH (a threshold 127 words from the full boundary), and parallel
loading of other offset values. A HIGH on LD during Master Reset selects a
default PAE offset value of 3FFH (a threshold 1,023 words from the empty
boundary),adefaultPAFoffsetvalueof3FFH(athreshold1,023wordsfrom
the full boundary), and serial loading of other offset values.
AfterMasterReset,theLDpinisusedtoactivatetheprogrammingprocess
oftheflagoffsetvaluesPAEandPAF.PullingLDLOWwillbeginaserialloading
orparallelloadorreadoftheseoffsetvalues.SeeFigure4,ProgrammableFlag
Offset Programming Sequence.
OUTPUTS:
FULL FLAG (FF/IR)
Thisisadualpurposepin.InIDTStandardmode,theFullFlag(FF)function
is selected. When the FIFO is full, FF will go LOW, inhibiting further write
operations. When FF is HIGH, the FIFO is not full. If no reads are performed
after a reset (either MRS or PRS), FF will go LOW after D writes to the FIFO
(D = 32,768 for the IDT72275 and 65,536 for the IDT72285). See Figure 7,
WriteCycleandFullFlagTiming(IDTStandardMode),fortherelevanttiming
information.
InFWFTmode,theInputReady(IR)functionisselected.IRgoesLOWwhen
memoryspaceisavailableforwritingindata.Whenthereisnolongeranyfree
space left, IR goes HIGH, inhibiting further write operations. If no reads are
performedafterareset(eitherMRSorPRS),IRwillgoHIGHafterD writesto
the FIFO (D = 32,769 for the IDT72275 and 65,537 for the IDT72285) See
Figure 9, Write Timing (FWFT Mode), for the relevant timing information.
TheIRstatusnotonlymeasuresthecontentsoftheFIFOmemory,butalso
countsthepresenceofawordintheoutputregister.Thus,inFWFTmode,the
totalnumberofwritesnecessarytodeassertIRisonegreaterthanneededto
assert FF in IDT Standard mode.
FF/IR is synchronous and updated on the rising edge of WCLK. FF/IR are
doubleregister-bufferedoutputs.
EMPTY FLAG (EF/OR)
This is a dual purpose pin. In the IDT Standard mode, the Empty Flag (EF)
functionisselected.WhentheFIFOisempty,EFwillgoLOW,inhibitingfurther
readoperations.WhenEFisHIGH,theFIFOisnotempty.SeeFigure8,Read
Cycle, Empty Flag and First Word Latency Timing (IDT Standard Mode), for
therelevanttiminginformation.
InFWFTmode,theOutputReady(OR)functionisselected.ORgoesLOW
at the same time that the first word written to an empty FIFO appears valid on
theoutputs.ORstaysLOWaftertheRCLKLOWtoHIGHtransitionthatshiftsthe
lastwordfromtheFIFOmemorytotheoutputs.ORgoesHIGHonlywithatrue
read(RCLKwithREN=LOW).Thepreviousdatastaysattheoutputs,indicating
the last word was read. Further data reads are inhibited until OR goes LOW
again. See Figure 10, Read Timing (FWFT Mode), for the relevant timing
information.
EF/OR is synchronous and updated on the rising edge of RCLK.
In IDT Standard mode, EF is a double register-buffered output. In FWFT
mode,ORisatripleregister-bufferedoutput.
PROGRAMMABLE ALMOST-FULL FLAG (PAF)
The Programmable Almost-Full flag (PAF) will go LOW when the FIFO
reaches the almost-full condition. In IDT Standard mode, if no reads are
performedafterreset(MRS),PAFwillgoLOWafter(D - m)wordsarewritten
totheFIFO.ThePAFwillgoLOWafter(32,768-m)writesfortheIDT72275and
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-213-CU-B1 | CONVERTER MOD DC/DC 24V 200W |
| V150B15M250BF2 | CONVERTER MOD DC/DC 15V 250W |
| D38999/20WJ61PB | CONN RCPT 61POS WALL MNT W/PINS |
| MAX1229BCEP+T | IC ADC 12BIT 300KSPS 20-QSOP |
| ICL3207ECBZ-T | IC 5DRVR/3RCVR RS232 3V 24-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72275L15PFI8 | 功能描述:IC FIFO 32768X18 LP 15NS 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72275L15TF | 功能描述:IC FIFO 32768X18 LP 15NS 64STQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72275L15TF8 | 功能描述:IC FIFO 32768X18 LP 15NS 64STQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72275L15TFI | 功能描述:IC FIFO 32768X18 LP 15NS 64STQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| IDT72275L15TFI8 | 功能描述:IC FIFO 32768X18 LP 15NS 64STQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。