- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10074 > IDT72205LB10J (IDT, Integrated Device Technology Inc)IC FIFO 256X18 SYNC 10NS 68-PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT72205LB10J |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 10/16頁 |
| 文件大小： | 0K |
| 描述： | IC FIFO 256X18 SYNC 10NS 68-PLCC |
| 標(biāo)準(zhǔn)包裝： | 18 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存儲(chǔ)容量： | 4.6K（256 x 18） |
| 數(shù)據(jù)速率： | 100MHz |
| 訪問時(shí)間： | 10ns |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 68-PLCC（24x24） |
| 包裝： | 管件 |
| 其它名稱： | 72205LB10J |
3
IDT72205LB/72215LB/72225LB/72235LB/72245LB CMOS SyncFIFOTM
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
MARCH 2013
PIN DESCRIPTION
Symbol
Name
I/O
Description
D0–D17
DataInputs
I
Data inputs for a 18-bit bus.
RS
Reset
I
WhenRS issetLOW,internalreadandwritepointersaresettothefirstlocationoftheRAMarray,FFand PAF
go HIGH, and PAE and EF go LOW. A reset is required before an initial WRITE after power-up.
WCLK
WriteClock
I
WhenWENisLOW,dataiswrittenintotheFIFOonaLOW-to-HIGHtransitionofWCLK,iftheFIFOisnotfull.
WEN
WriteEnable
I
When WEN is LOW and LD is HIGH, data is written into the FIFO on every LOW-to-HIGH transition of
WCLK. When WEN is HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the FF
isLOW.
RCLK
Read Clock
I
WhenRENisLOW,dataisreadfromtheFIFOonaLOW-to-HIGHtransitionofRCLK,iftheFIFOisnotempty.
REN
Read Enable
I
When REN is LOW, and LD is HIGH, data is read from the FIFO on every LOW-to-HIGH transition of RCLK.
When REN is HIGH, the output register holds the previous data. Data will not be read from the FIFO if the EF
isLOW.
OE
OutputEnable
I
WhenOEisLOW,thedataoutputbusisactive.IfOE isHIGH,theoutputdatabuswillbeinahigh-impedance
state.
LD
Load
I
When LDisLOW,dataontheinputsD0–D11iswrittentotheoffsetanddepthregistersontheLOW-to-HIGH
transition of the WCLK, when WEN is LOW. When LD is LOW, data on the outputs Q0–Q11 is read from the
offset and depth registers on the LOW-to-HIGH transition of the RCLK, when REN is LOW.
FL
FirstLoad
I
Inthesingledeviceorwidthexpansionconfiguration,FLisgrounded.Inthedepthexpansionconfiguration,FL
is grounded on the first device (first load device) and set to HIGH for all other devices in the Daisy Chain.
WXI
WriteExpansion
I
Inthesingledeviceorwidthexpansionconfiguration,WXI isgrounded.Inthedepthexpansionconfiguration,
WXI is connected to WXO (Write Expansion Out) of the previous device.
RXI
Read Expansion
I
Inthesingledeviceorwidthexpansionconfiguration, RXI isgrounded.Inthedepthexpansionconfiguration,
RXI is connected to RXO (Read Expansion Out) of the previous device.
FF
Full Flag
O
WhenFFisLOW,theFIFOisfullandfurtherdatawritesintotheinputareinhibited.WhenFFisHIGH,theFIFO
is not full. FF is synchronized to WCLK.
EF
EmptyFlag
O
WhenEFisLOW,theFIFOisemptyandfurtherdatareadsfromtheoutputareinhibited.WhenEFisHIGH,the
FIFO is not empty. EF is synchronized to RCLK.
PAE
Programmable
O
When PAE is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default
Almost-EmptyFlag
offset at reset is 31 from empty for IDT72205LB, 63 from empty for IDT72215LB, and 127 from empty for
IDT72225LB/72235LB/72245LB.
PAF
Programmable
O
WhenPAFisLOW,theFIFOisalmost-fullbasedontheoffsetprogrammedintotheFIFO.Thedefaultoffsetat
Almost-FullFlag
reset is 31 from full for IDT72205, 63 from full for IDT72215LB, and 127 from full for IDT72225LB/72235LB/
72245LB.
WXO/HF
WriteExpansion
O
In the single device or width expansion configuration, the device is more than half full when HF is LOW. In the
Out/Half-FullFlag
depthexpansionconfiguration,apulseissentfromWXOtoWXIofthenextdevicewhenthelastlocationinthe
FIFOiswritten.
RXO
Read Expansion
O
In the depth expansion configuration, a pulse is sent from RXO to RXI of the next device when the last
Out
location in the FIFO is read.
Q0–Q17
DataOutputs
O
Data outputs for an 18-bit bus.
VCC
Power
+5V power supply pins.
GND
Ground
Eight ground pins for the PLCC and seven gound pins for the TQFP/STQFP.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-BN0-IV-F1 | CONVERTER MOD DC/DC 5V 150W |
| VE-2NY-IU-F4 | CONVERTER MOD DC/DC 3.3V 132W |
| AD976ABRSZRL | IC ADC 16BIT 200KSPS 28SSOP |
| IDT72205LB10PFG | IC FIFO 256X18 SYNC 10NS 64TQFP |
| VE-2NY-IU-F2 | CONVERTER MOD DC/DC 3.3V 132W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72205LB10J8 | 功能描述:IC FIFO 256X18 SYNC 10NS 68-PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72205LB10PF | 功能描述:IC FIFO 256X18 SYNC 10NS 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72205LB10PF8 | 功能描述:IC FIFO 256X18 SYNC 10NS 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72205LB10PFG | 功能描述:IC FIFO 256X18 SYNC 10NS 64TQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:80 系列:7200 功能:同步 存儲(chǔ)容量:18.4K（1K x 18） 數(shù)據(jù)速率:- 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（10x10） 包裝:托盤 其它名稱:72225LB10TF |
| IDT72205LB10PFG8 | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO 256X18 SYNC 10NS 64-TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。