參數(shù)資料
型號(hào): IDT7134
廠商: Integrated Device Technology, Inc.
英文描述: High Speed 4K X 8 Dual-Port Static RAM(高速4K×8雙口靜態(tài)RAM)
中文描述: 高速4K的× 8雙端口靜態(tài)存儲(chǔ)器(高速4K的× 8雙口靜態(tài)RAM)的
文件頁(yè)數(shù): 9/11頁(yè)
文件大?。?/td> 118K
代理商: IDT7134
IDT7134SA/LA
HIGH-SPEED 4K x 8 DUAL-PORT STATIC SRAM
MILITARY, INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES
6.04
9
TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/
W
CONTROLLED TIMING
(1,5,8)
TIMING WAVEFORM OF WRITE WITH PORT - TO - PORT READ
(2,3)
NOTES:
1. Write cycle parameters should be adhered to, in order to ensure proper writing.
2.
CE
L =
CE
R =
V
IL.
OE
"B"
= V
IL.
3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
NOTES:
1. R/
W
or
CE
must be HIGH during all address transitions.
2. A write occurs during the overlap (t
EW
or t
WP
) of a
CE
=V
IL
and R/
W
= V
IL
.
3. t
WR
is measured from the earlier of
CE
or R/
W
going HIGH to the end-of-write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the
CE
LOW transition occurs simultaneously with or after the R/
W
LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal (
CE
or R/
W
) is asserted last.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured +500mV from steady state with the Output
Test Load (Figure 2).
8. If
OE
is LOW during a R/
W
controlled write cycle, the write pulse width must be the larger of t
WP
or (t
WZ
+ t
DW
) to allow the I/O drivers to turn off data to
be placed on the bus for the required t
DW
. If
OE
is HIGH during an R/
W
controlled write cycle, this requirement does not apply and the write pulse can be
as short as the specified t
WP
.
2720 drw 10
R/W
"A"
(1)
VALID
t
WC
MATCH
VALID
MATCH
t
WP
t
DW
t
WDD
t
DDD
ADDR
"A"
DATA
IN "A"
DATA
OUT "B"
ADDR
"B"
t
AW
CE
2720 drw 11
t
AW
t
AS
(6)
t
DW
DATA
IN
ADDRESS
t
WC
R/W
t
WP
t
DH
DATA
OUT
t
WZ
(7)
(4)
(4)
(2)
t
OW
OE
t
HZ
(7)
t
LZ
(7)
t
HZ
t
WR
(3)
相關(guān)PDF資料
PDF描述
IDT7140 High Speed 1K X 8 Dual-Port Static RAM(高速1K×8雙端口靜態(tài)RAM)
IDT7142LA100C HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
IDT71321 HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
IDT71321LA HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
IDT71321SA HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT71342LA20J 功能描述:IC SRAM 32KBIT 20NS 52PLCC RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:72 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類(lèi)型:SRAM - 同步 存儲(chǔ)容量:9M(256K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤(pán) 其它名稱(chēng):71V67703S75PFGI
IDT71342LA20J8 功能描述:IC SRAM 32KBIT 20NS 52PLCC RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:72 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類(lèi)型:SRAM - 同步 存儲(chǔ)容量:9M(256K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤(pán) 其它名稱(chēng):71V67703S75PFGI
IDT71342LA20JG 功能描述:IC SRAM 32KBIT 20NS 52PLCC RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:72 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類(lèi)型:SRAM - 同步 存儲(chǔ)容量:9M(256K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤(pán) 其它名稱(chēng):71V67703S75PFGI
IDT71342LA20JG8 功能描述:IC SRAM 32KBIT 20NS 52PLCC RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:72 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類(lèi)型:SRAM - 同步 存儲(chǔ)容量:9M(256K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤(pán) 其它名稱(chēng):71V67703S75PFGI
IDT71342LA20PF 功能描述:IC SRAM 32KBIT 20NS 64TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:72 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類(lèi)型:SRAM - 同步 存儲(chǔ)容量:9M(256K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤(pán) 其它名稱(chēng):71V67703S75PFGI