參數(shù)資料
型號(hào): IDT7132LA100L48B
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: DRAM
英文描述: HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
中文描述: 2K X 8 DUAL-PORT SRAM, 100 ns, CQCC48
封裝: 0.570 X 0.570 INCH, 0.680 INCH HEIGHT, LCC-48
文件頁數(shù): 7/16頁
文件大小: 255K
代理商: IDT7132LA100L48B
6.42
IDT7132SA/LA and IDT 7142SA/LA
High Speed 2K x 8 Dual Port Static RAM Military, Industrial and Commercial Temperature Ranges
AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage Range
(3,5)
NOTES:
1. Transition is measured 0mV from Low or High-Impedance Voltage Output Test Load (Figure 2).
2. PLCC package only.
3. 'X' in part numbers indicates power rating (SA or LA).
4. This parameter is guaranteed by device characterization, but is not production tested.
5. Industrial temperature: for specific speeds, packages and powers contact your sales office.
7132X20
(2)
7142X20
(2)
Com'l Only
7132X25
(2)
7142X25
(2)
Com'l, Ind
& Military
7132X35
7142X35
Com'l &
Military
Unit
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
READ CYCLE
t
RC
Read Cycle Time
20
____
25
____
35
____
ns
t
AA
Address Access Time
____
20
____
25
____
35
ns
t
ACE
Chip Enable Access Time
____
20
____
25
____
35
ns
t
AOE
Output Enable Access Time
____
11
____
12
____
20
ns
t
OH
Output Hold from Address Change
3
____
3
____
3
____
ns
t
LZ
Output Low-Z Time
(1,4)
0
____
0
____
0
____
ns
t
HZ
Output High-Z Time
(1,4)
____
10
____
10
____
15
ns
t
PU
Chip Enable to Power Up Time
(4)
0
____
0
____
0
____
ns
t
PD
Chip Disable to Power Down Time
(4)
____
20
____
25
____
35
ns
2692 tbl 08a
7132X55
7142X55
Com'l &
Military
7132X100
7142X100
Com'l &
Military
Unit
Symbol
Parameter
Min.
Max.
Min.
Max.
READ CYCLE
t
RC
Read Cycle Time
55
____
100
____
ns
t
AA
Address Access Time
____
55
____
100
ns
t
ACE
Chip Enable Access Time
____
55
____
100
ns
t
AOE
Output Enable Access Time
____
25
____
40
ns
t
OH
Output Hold from Address Change
3
____
10
____
ns
t
LZ
Output Low-Z Time
(1,4)
5
____
5
____
ns
t
HZ
Output High-Z Time
(1,4)
____
25
____
40
ns
t
PU
Chip Enable to Power Up Time
(4)
0
____
0
____
ns
t
PD
Chip Disable to Power Down Time
(4)
____
50
____
50
ns
2692 tbl 08b
相關(guān)PDF資料
PDF描述
IDT7132LA100L48I HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
IDT7132LA100P HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
IDT7132LA100PB HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
IDT7132LA100PI HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
IDT7132LA20CI HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT7132LA100P 功能描述:IC SRAM 16KBIT 100NS 48DIP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:MoBL® 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 異步 存儲(chǔ)容量:16M(2M x 8,1M x 16) 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應(yīng)商設(shè)備封裝:48-VFBGA(6x8) 包裝:帶卷 (TR)
IDT7132LA20J 功能描述:IC SRAM 16KBIT 20NS 52PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:72 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步 存儲(chǔ)容量:9M(256K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤 其它名稱:71V67703S75PFGI
IDT7132LA20J8 功能描述:IC SRAM 16KBIT 20NS 52PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:72 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步 存儲(chǔ)容量:9M(256K x 36) 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤 其它名稱:71V67703S75PFGI
IDT7132LA20JG 功能描述:IC SRAM 16KBIT 20NS 52PLCC RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(單線) 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-MSOP 包裝:帶卷 (TR)
IDT7132LA20JG 制造商:INTEGRATED DEVICE TECHNOLOGY 功能描述:DUAL PORT SRAM 16K 7132 PLCC52