- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377280 > IDT70V08S (Integrated Device Technology, Inc.) HIGH-SPEED 64K x 8 DUAL-PORT STATIC RAM PDF資料下載
參數(shù)資料
| 型號： | IDT70V08S |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | HIGH-SPEED 64K x 8 DUAL-PORT STATIC RAM |
| 中文描述： | 高速64K的× 8雙端口靜態(tài)RAM |
| 文件頁數(shù)： | 18/20頁 |
| 文件大?。?/td> | 163K |
| 代理商： | IDT70V08S |
IDT70V08S/L
High-Speed 64K x 8 Dual-Port Static RAM Industrial and Commercial Temperature Ranges
18
address locations FFFE and FFFF are not used as mail boxes, but as
part of the randomaccess memory. Refer to Truth Table IV for the
interrupt operation.
+B
Busy Logic provides a hardware indication that both ports of the
RAMhave accessed the same location at the same time. It also allows
one of the two accesses to proceed and signals the other side that the
RAMis
“
Busy
”
. The
BUSY
pin can then be used to stall the access until
the operation on the other side is completed. If a write operation has
been attempted fromthe side that receives a
BUSY
indication, the
write signal is gated internally to prevent the write fromproceeding.
The use of
BUSY
logic is not required or desirable for all applica-
tions. In some cases it may be useful to logically OR the
BUSY
outputs
together and use any
BUSY
indication as an interrupt source to flag the
event of an illegal or illogical operation. If the write inhibit function of
BUSY
logic is not desirable, the
BUSY
logic can be disabled by placing
the part in slave mode with the M/
S
pin. Once in slave mode the
BUSY
pin operates solely as a write inhibit input pin. Normal operation can be
programmed by tying the
BUSY
pins HIGH. If desired, unintended
write operations can be prevented to a port by tying the
BUSY
pin for
of the array and another master indicating
BUSY
on one other side of the
array. This would inhibit the write operations fromone port for part of a word
and inhibit the write operations fromthe other port for the other part of the
word.
The
BUSY
arbitration on a master is based on the chip enable and
address signals only. It ignores whether an access is a read or write.
In a master/slave array, both address and chip enable must be valid
long enough for a
BUSY
flag to be output fromthe master before the
actual write pulse can be initiated with the R/
W
signal. Failure to
observe this timng can result in a glitched internal write inhibit signal
and corrupted data in the slave.
*2
The IDT70V08 is an extremely fast Dual-Port 64K x 8 CMOS Static
RAMwith an additional 8 address locations dedicated to binary
semaphore flags. These flags allow either processor on the left or right
side of the Dual-Port RAMto claima privilege over the other processor
for functions defined by the systemdesigner
’
s software. As an ex-
ample, the semaphore can be used by one processor to inhibit the
other fromaccessing a portion of the Dual-Port RAMor any other
shared resource.
The Dual-Port RAMfeatures a fast access time, with both ports
being completely independent of each other. This means that the
activity on the left port in no way slows the access time of the right port.
Both ports are identical in function to standard CMOS Static RAMand
can be read fromor written to at the same time with the only possible
conflict arising fromthe simultaneous writing of, or a simultaneous
READ/WRITE of, a non-semaphore location. Semaphores are pro-
tected against such ambiguous situations and may be used by the
systemprogramto avoid any conflicts in the non-semaphore portion
of the Dual-Port RAM. These devices have an automatic power-down
feature controlled by
CE
, the Dual-Port RAMenable, and
SEM
, the
semaphore enable. The
CE
and
SEM
pins control on-chip power
down circuitry that permts the respective port to go into standby mode
when not selected. This is the condition which is shown in Truth Table
III where
CE
and
SEM
are both HIGH.
Systems which can best use the IDT70V08 contain multiple
processors or controllers and are typically very high-speed systems
which are software controlled or software intensive. These systems
can benefit froma performance increase offered by the IDT70V08s
hardware semaphores, which provide a lockout mechanismwithout
requiring complex programmng.
Software handshaking between processors offers the maximumin
systemflexibility by permtting shared resources to be allocated in
varying configurations. The IDT70V08 does not use its semaphore
flags to control any resources through hardware, thus allowing the
systemdesigner total flexibility in systemarchitecture.
An advantage of using semaphores rather than the more common
methods of hardware arbitration is that wait states are never incurred
in either processor. This can prove to be a major advantage in very
high-speed systems.
A2*27
The semaphore logic is a set of eight latches which are indepen-
dent of the Dual-Port RAM. These latches can be used to pass a flag,
or token, fromone port to the other to indicate that a shared resource
that port LOW.
The
BUSY
outputs on the IDT 70V08 RAMin master mode, are
push-pull type outputs and do not require pull up resistors to operate.
If these RAMs are being expanded in depth, then the
BUSY
indication
for the resulting array requires the use of an external AND gate.
7'28&2+B
%6*:+
When expanding an IDT70V08 RAMarray in width while using
BUSY logic, one master part is used to decide which side of the RAMs
array will receive a BUSY indication, and to output that indication. Any
number of slaves to be addressed in the same address range as the
master use the
BUSY
signal as a write inhibit signal. Thus on the
IDT70V08 RAMthe
BUSY
pin is an output if the part is used as a
master (M/
S
pin = V
IH
), and the
BUSY
pin is an input if the part used
as a slave (M/
S
pin = V
IL
) as shown in Figure 3.
If two or more master parts were used when expanding in width, a
split decision could result with one master indicating
BUSY
on one side
Figure 3. Busy and chip enable routing for both width and depth expansion
with IDT70V08 RAMs.
3740 drw 17
MASTER
Dual Port RAM
BUSY
R
CE
0
MASTER
Dual Port RAM
BUSY
R
SLAVE
Dual Port RAM
BUSY
R
SLAVE
Dual Port RAM
BUSY
R
CE
1
CE
1
CE
0
A
16
BUSY
L
BUSY
L
BUSY
L
BUSY
L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT70V08S15PF | HIGH-SPEED 64K x 8 DUAL-PORT STATIC RAM |
| IDT70V08S15PFI | HIGH-SPEED 64K x 8 DUAL-PORT STATIC RAM |
| IDT70V08S20PF | HIGH-SPEED 64K x 8 DUAL-PORT STATIC RAM |
| IDT70V08S20PFI | HIGH-SPEED 64K x 8 DUAL-PORT STATIC RAM |
| IDT70V08S25PF | HIGH-SPEED 64K x 8 DUAL-PORT STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT70V08S15PF | 功能描述:IC SRAM 512KBIT 15NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 雙端口，同步 存儲容量:1.125M（32K x 36） 速度:5ns 接口:并聯(lián) 電源電壓:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 85°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-CABGA（17x17） 包裝:帶卷 (TR) 其它名稱:70V3579S5BCI8 |
| IDT70V08S15PF8 | 功能描述:IC SRAM 512KBIT 15NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 雙端口，同步 存儲容量:1.125M（32K x 36） 速度:5ns 接口:并聯(lián) 電源電壓:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 85°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-CABGA（17x17） 包裝:帶卷 (TR) 其它名稱:70V3579S5BCI8 |
| IDT70V08S20PF | 功能描述:IC SRAM 512KBIT 20NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 雙端口，同步 存儲容量:1.125M（32K x 36） 速度:5ns 接口:并聯(lián) 電源電壓:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 85°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-CABGA（17x17） 包裝:帶卷 (TR) 其它名稱:70V3579S5BCI8 |
| IDT70V08S20PF8 | 功能描述:IC SRAM 512KBIT 20NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 雙端口，同步 存儲容量:1.125M（32K x 36） 速度:5ns 接口:并聯(lián) 電源電壓:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 85°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-CABGA（17x17） 包裝:帶卷 (TR) 其它名稱:70V3579S5BCI8 |
| IDT70V08S25PF | 功能描述:IC SRAM 512KBIT 25NS 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 雙端口，同步 存儲容量:1.125M（32K x 36） 速度:5ns 接口:并聯(lián) 電源電壓:3.15 V ~ 3.45 V 工作溫度:-40°C ~ 85°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-CABGA（17x17） 包裝:帶卷 (TR) 其它名稱:70V3579S5BCI8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。