參數(shù)資料
型號(hào): IDT70T3589S133BFI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi): DRAM
英文描述: HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
中文描述: 64K X 36 DUAL-PORT SRAM, 15 ns, PBGA208
封裝: 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FPBGA-208
文件頁(yè)數(shù): 12/28頁(yè)
文件大?。?/td> 442K
代理商: IDT70T3589S133BFI
6.42
IDT70T3519/99/89S
High-Speed 2.5V 256/128/64K x 36 Dual-Port Synchronous Static RAM Industrial and Commercial Temperature Ranges
AC Electrical Characteristics Over the Operating Temperature Range
(Read and Write Cycle Timing)
(2,3)
(V
DD
= 2.5V ± 100mV, T
A
= 0°C to +70°C)
NOTES:
1. The Pipelined output parameters (t
CYC2
, t
CD2
) apply to either or both left and right ports when
FT
/PIPE
X
= V
DD
(2.5V). Flow-through parameters (t
CYC1
, t
CD1
)
apply when
FT
/PIPE = V
ss
(0V) for that port.
2. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (
OE
),
FT
/PIPE and OPT.
FT
/PIPE and OPT should be
treated as DC signals, i.e. steady state during operation.
3. These values are valid for either level of V
DDQ
(3.3V/2.5V). See page 6 for details on selecting the desired operating voltage levels for each port.
4. 166MHz I-Temp is not available in the BF-208 package.
5. 200Mhz is not available in the BF-208 and DR-208 packages.
6. Guaranteed by design (not production tested).
70T3519/99/89
S200
Com'l Only
(5)
70T3519/99/89
S166
Com'l
& Ind
(4)
70T3519/99/89
S133
Com'l
& Ind
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
t
CYC1
Clock Cycle Time (Flow-Through)
(1)
15
____
20
____
25
____
ns
t
CYC2
Clock Cycle Time (Pipelined)
(1)
5
____
6
____
7.5
____
ns
t
CH1
Clock High Time (Flow-Through)
(1)
6
____
8
____
10
____
ns
t
CL1
Clock Low Time (Flow-Through)
(1)
6
____
8
____
10
____
ns
t
CH2
Clock High Time (Pipelined)
(2)
2
____
2.4
____
3
____
ns
t
CL2
Clock Low Time (Pipelined)
(1)
2
____
2.4
____
3
____
ns
t
SA
Address Setup Time
1.5
____
1.7
____
1.8
____
ns
t
HA
Address Hold Time
0.5
____
0.5
____
0.5
____
ns
t
SC
Chip Enable Setup Time
1.5
____
1.7
____
1.8
____
ns
t
HC
Chip Enable Hold Time
0.5
____
0.5
____
0.5
____
ns
t
SB
Byte Enable Setup Time
1.5
____
1.7
____
1.8
____
ns
t
HB
Byte Enable Hold Time
0.5
____
0.5
____
0.5
____
ns
t
SW
R/W Setup Time
1.5
____
1.7
____
1.8
____
ns
t
HW
R/W Hold Time
0.5
____
0.5
____
0.5
____
ns
t
SD
Input Data Setup Time
1.5
____
1.7
____
1.8
____
ns
t
HD
Input Data Hold Time
0.5
____
0.5
____
0.5
____
ns
t
SAD
ADS
Setup Time
1.5
____
1.7
____
1.8
____
ns
t
HAD
ADS
Hold Time
0.5
____
0.5
____
0.5
____
ns
t
SCN
CNTEN
Setup Time
1.5
____
1.7
____
1.8
____
ns
t
HCN
CNTEN
Hold Time
0.5
____
0.5
____
0.5
____
ns
t
SRPT
REPEAT
Setup Time
1.5
____
1.7
____
1.8
____
ns
t
HRPT
REPEAT
Hold Time
0.5
____
0.5
____
0.5
____
ns
t
OE
Output Enable to Data Valid
____
4.4
____
4.4
____
4.6
ns
t
OLZ
(6)
Output Enable to Output Low-Z
1
____
1
____
1
____
ns
t
OHZ
(6)
Output Enable to Output High-Z
1
3.4
1
3.6
1
4.2
ns
t
CD1
Clock to Data Valid (Flow-Through)
(1)
____
10
____
12
____
15
ns
t
CD2
Clock to Data Valid (Pipelined)
(1)
____
3.4
____
3.6
____
4.2
ns
t
DC
Data Output Hold After Clock High
1
____
1
____
1
____
ns
t
CKHZ
(6)
Clock High to Output High-Z
1
3.4
1
3.6
1
4.2
ns
t
CKLZ
(6)
Clock High to Output Low-Z
1
____
1
____
1
____
ns
t
INS
Interrupt Flag Set Time
____
7
____
7
____
7
ns
t
INR
Interrupt Flag Reset Time
____
7
____
7
____
7
ns
t
COLS
Collision Flag Set Time
____
3.4
____
3.6
____
4.2
ns
t
COLR
Collision Flag Reset Time
____
3.4
____
3.6
____
4.2
ns
t
ZZSC
Sleep Mode Set Cycles
2
____
2
____
2
____
cycles
t
ZZRC
Sleep Mode Recovery Cycles
3
____
3
____
3
____
cycles
Port-to-Port Delay
t
CO
Clock-to-Clock Offset
4
____
5
____
6
____
ns
t
OFS
Clock-to-Clock Offset for Collision Detection
Please refer to Collision Detection Timing Table on Page 21
5666 tbl 11
相關(guān)PDF資料
PDF描述
IDT70T3589S-133BFI HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT70T3589S133DR HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT70T3589S-133DR HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT70T3589S133DRI HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT70T3589S-133DRI HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT70T3589S133BFI8 功能描述:IC SRAM 2MBIT 133MHZ 208FBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:1.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR)
IDT70T3589S133DR 功能描述:IC SRAM 2MBIT 133MHZ 208QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:1.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR)
IDT70T3589S133DRI 功能描述:IC SRAM 2MBIT 133MHZ 208QFP RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:1.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR)
IDT70T3589S166BC 功能描述:IC SRAM 2MBIT 166MHZ 256BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:1.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR)
IDT70T3589S166BC8 功能描述:IC SRAM 2MBIT 166MHZ 256BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:1.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR)