- 您現在的位置：買賣IC網 > PDF目錄377263 > IDT7016L15PFB (Integrated Device Technology, Inc.) Quad Low-Power JFET-Input General-Purpose Operational Amplifier 14-SO -40 to 85 PDF資料下載
參數資料
| 型號： | IDT7016L15PFB |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | Quad Low-Power JFET-Input General-Purpose Operational Amplifier 14-SO -40 to 85 |
| 中文描述： | 高速16K的× 9雙端口靜態(tài)RAM |
| 文件頁數： | 10/20頁 |
| 文件大?。?/td> | 262K |
| 代理商： | IDT7016L15PFB |
6.13
10
IDT7016S/L
HIGH-SPEED 16K x 9 DUAL-PORT STATIC RAM
MILITARY AND COMMERCIAL TEMPERATURE RANGES
TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/
W
CONTROLLED TIMING
(1,5,8)
R/
W
t
WC
t
HZ
t
AW
t
WR
t
AS
t
WP
DATA
OUT
(2)
t
WZ
t
DW
t
DH
t
OW
OE
ADDRESS
DATA
IN
CE
or
SEM
(6)
(4)
(4)
(3)
3190 drw 09
(7)
(9)
(7)
NOTES:
1. R/
W
or
CE
must be High during all address transitions.
2. A write occurs during the overlap (t
EW
or t
WP
) of a Low
CE
and a Low R/
W
for memory array writing cycle.
3. t
WR
is measured from the earlier of
CE
or R/
W
(or
SEM
or R/
W
) going High to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the
CE
or
SEM
Low transition occurs simultaneously with or after the R/
W
Low transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last,
CE
or R/
W
.
7. This parameter is guaranteed by device characterization but is not production tested. Transition is measured +/-200mV from steady state with the Output
Test load (Figure 2).
8. If
OE
is Low during R/
W
controlled write cycle, the write pulse width must be the larger of t
WP
or (t
WZ
+ t
DW
) to allow the I/O drivers to turn off and data
to be placed on the bus for the required t
DW
. If
OE
is high during an R/
W
controlled write cycle, this requirement does not apply and the write pulse can
be as short as the specified t
WP
.
9. To access RAM,
CE
= V
IL and
SEM
= V
IH
. To access Semaphore,
CE
= V
IH
and
SEM
= V
IL.
t
EW
must be met for either condition.
3190 drw 10
t
WC
t
AS
t
WR
t
DW
t
DH
ADDRESS
DATA
IN
CE
or
SEM
R/
W
t
AW
t
EW
(3)
(2)
(6)
(9)
TIMING WAVEFORM OF WRITE CYCLE NO. 2,
CE
CONTROLLED TIMING
(1,5)
相關PDF資料 |
PDF描述 |
|---|---|
| IDT7016L20G | Quad Low-Power JFET-Input General-Purpose Operational Amplifier 14-SO -40 to 85 |
| IDT7016L20GB | Quad Low-Power JFET-Input General-Purpose Operational Amplifier 14-SO -40 to 85 |
| IDT7016L20J | Quad Low-Power JFET-Input Operational Amplifier 14-SOIC 0 to 70 |
| IDT7016L20JB | Quad Low-Power JFET-Input Operational Amplifier 14-SOIC 0 to 70 |
| IDT7016L20PF | Quad Low-Power JFET-Input Operational Amplifier 14-SOIC 0 to 70 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IDT7016L15PFG | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 16K X 9 DUAL-PORT STATIC RAM |
| IDT7016L15PFGB | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 16K X 9 DUAL-PORT STATIC RAM |
| IDT7016L15PFGI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 16K X 9 DUAL-PORT STATIC RAM |
| IDT7016L17J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM |
| IDT7016L17PF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。