參數(shù)資料
型號(hào): IDT7012L55F
英文描述: x9 Dual-Port SRAM
中文描述: X9熱賣雙端口SRAM
文件頁(yè)數(shù): 3/15頁(yè)
文件大?。?/td> 190K
代理商: IDT7012L55F
6.42
IDT70V9379L
High-Speed 32K x 18 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
11
Timing Waveform of Flow-Through Read-to-Write-to-Read (OE = VIL)(3)
Timing Waveform of Flow-Through Read-to-Write-to-Read (OE Controlled)(3)
NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3.
CE0, UB, LB, and ADS = VIL; CE1, CNTEN, and CNTRST = VIH. "NOP" is "No Operation".
4. Addresses do not have to be accessed sequentially since
ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for
reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.
R/W
ADDRESS
An
An +1
An + 2
An + 3
An + 4
DATAIN
Dn + 2
CE0
CLK
4857 drw 12
Qn
DATAOUT
CE1
UB, LB
tCD1
Qn + 1
tCH1
tCL1
tCYC1
tSD tHD
tCD1
tDC
tCKHZ
Qn + 3
tCD1
tDC
tSC
tHC
tSB
tHB
tSW tHW
tSA
tHA
READ
NOP
READ
tCKLZ
(4)
(2)
(1)
tSW tHW
WRITE
(5)
R/W
ADDRESS
An
An +1
An + 2
An + 3
An + 4
An + 5
(4)
DATAIN
Dn + 2
CE0
CLK
4857 drw 13
Qn
DATAOUT
CE1
UB, LB
tCD1
tCH1
tCL1
tCYC1
tSD tHD
tCD1
tDC
Qn + 4
tCD1
tDC
tSC
tHC
tSB
tHB
tSW tHW
tSA
tHA
READ
WRITE
READ
tCKLZ
(2)
Dn + 3
tOHZ
(1)
tSW tHW
OE
tOE
相關(guān)PDF資料
PDF描述
IDT7012L55FB x9 Dual-Port SRAM
IDT7012L55L48 x9 Dual-Port SRAM
IDT7012L55L48B x9 Dual-Port SRAM
IDT7012L55P x9 Dual-Port SRAM
IDT7012L70CB x9 Dual-Port SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT7012L55FB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM
IDT7012L55L48 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM
IDT7012L55L48B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM
IDT7012L55P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM
IDT7012L70CB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM