- 您現在的位置：買賣IC網 > PDF目錄353469 > IDT70125L35L52B x9 Dual-Port SRAM PDF資料下載
參數資料
| 型號： | IDT70125L35L52B |
| 英文描述： | x9 Dual-Port SRAM |
| 中文描述： | X9熱賣雙端口SRAM |
| 文件頁數： | 14/15頁 |
| 文件大?。?/td> | 190K |
| 代理商： | IDT70125L35L52B |
6.42
IDT70V9379L
High-Speed 32K x 18 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
8
Timing Waveform of Read Cycle for Flow-Through Output
(FT/PIPE"X" = VIL)(3,7)
Timing Waveform of Read Cycle for Pipelined Operation
(FT/PIPE"X" = VIH)(3,7)
An
An + 1
An + 2
An + 3
tCYC1
tCH1
tCL1
R/W
ADDRESS
DATAOUT
CE0
CLK
OE
tSC
tHC
tCD1
tCKLZ
Qn
Qn + 1
Qn + 2
tOHZ
tOLZ
tOE
tCKHZ
4857 drw 06
(1)
(2)
CE1
UB, LB
(4)
tSB
tHB
tSW
tHW
tSA
tHA
tDC
(5)
tSC
tHC
tSB
tHB
An
An + 1
An + 2
An + 3
tCYC2
tCH2
tCL2
R/W
ADDRESS
CE0
CLK
CE1
UB, LB
(4)
DATAOUT
OE
tCD2
tCKLZ
Qn
Qn + 1
Qn + 2
tOHZ
tOLZ
tOE
4857 drw 07
(1)
(2)
tSC
tHC
tSB
tHB
tSW
tHW
tSA
tHA
tDC
tSC
tHC
tSB
tHB
(5)
(1 Latency)
(6)
NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2.
OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
3.
ADS = VIL, CNTEN and CNTRST = VIH.
4. The output is disabled (High-Impedance state) by
CE0 = VIH, CE1 = VIL, UB = VIH, or LB = VIH following the next rising edge of the clock. Refer to Truth Table 1.
5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers
are for reference use only.
6. If
UB or LB was HIGH, then the Upper Byte and/or Lower Byte of DATAOUT for Qn + 2 would be disabled (High-Impedance state).
7. "X' here denotes Left or Right port. The diagram is with respect to that port.
相關PDF資料 |
PDF描述 |
|---|---|
| IDT70125L45L52 | x9 Dual-Port SRAM |
| IDT70125L45L52B | x9 Dual-Port SRAM |
| IDT70125L55L52 | x9 Dual-Port SRAM |
| IDT70125L55L52B | x9 Dual-Port SRAM |
| IDT70125L70L52B | x9 Dual-Port SRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IDT70125L45J | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT |
| IDT70125L45JG | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT |
| IDT70125L45JGI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT |
| IDT70125L45L52 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM |
| IDT70125L45L52B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。