- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377252 > IDT7006L70F (Integrated Device Technology, Inc.) PLUG, DIN41612H3 3 WAYPLUG, DIN41612H3 3 WAY; Ways, No. of:3; Body Size:H3; Class, mating cycles:1; Poles, No. of:3 PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT7006L70F |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | PLUG, DIN41612H3 3 WAYPLUG, DIN41612H3 3 WAY; Ways, No. of:3; Body Size:H3; Class, mating cycles:1; Poles, No. of:3 |
| 中文描述： | 高速16K的× 8雙端口靜態(tài)RAM |
| 文件頁數(shù)： | 12/20頁 |
| 文件大?。?/td> | 263K |
| 代理商： | IDT7006L70F |
6.07
12
IDT7006S/L
HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
MILITARY AND COMMERCIAL TEMPERATURE RANGES
NOTES:
1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and
BUSY
".
2. To ensure that the earlier of the two ports wins.
3. t
BDD
is a calculated parameter and is the greater of 0, t
WDD
– t
WP
(actual), or t
DDD
– t
DW
(actual).
4. To ensure that the write cycle is inhibited with port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port "B" after contention with port "A".
6. "X" is part numbers indicates power rating (S or L).
2739 tbl 15
BUSY TIMING (M/
S
= V
IL
)
BUSY
Input to Write
(4)
Write Hold After
BUSY
(5)
t
WB
0
—
0
—
0
—
ns
t
WH
25
—
25
—
25
—
ns
PORT-TO-PORT DELAY TIMING
Write Pulse to Data Delay
(1)
Write Data Valid to Read Data Delay
(1)
t
WDD
—
60
—
80
—
95
ns
t
DDD
—
45
—
65
—
80
ns
IDT7006X35
IDT7006X55
IDT7006X70
Mil. Only
Min.
Symbol
BUSY TIMING (M/
S
= V
IH
)
t
BAA
BUSY
Access Time from Address Match
t
BDA
BUSY
Disable Time from Address Not Matched
t
BAC
BUSY
Access Time from Chip Enable Low
t
BDC
BUSY
Disable Time from Chip Enable High
t
APS
Arbitration Priority Set-up Time
(2)
BUSY
Disable to Valid Data
(3)
Write Hold After
BUSY
(5)
Parameter
Min.
Max.
Min.
Max.
Max.
Unit
—
—
—
—
5
20
20
20
20
—
—
—
—
—
5
45
40
40
35
—
—
—
—
—
5
45
40
40
35
—
ns
ns
ns
ns
ns
t
BDD
—
35
—
40
—
45
ns
t
WH
25
—
25
—
25
—
ns
BUSY TIMING (M/
S
= V
IL
)
t
WB
BUSY
Input to Write
(4)
Write Hold After
BUSY
(5)
PORT-TO-PORT DELAY TIMING
Write Pulse to Data Delay
(1)
Write Data Valid to Read Data Delay
(1)
0
—
0
—
0
—
0
—
ns
t
WH
12
—
13
—
15
—
17
—
ns
t
WDD
—
30
—
30
—
45
—
50
ns
t
DDD
—
25
—
25
—
35
—
35
ns
AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE
(6)
IDT7006X15 IDT7006X17
Com'l. Only Com'l. Only
Parameter Min. Max. Min.
IDT7006X20
IDT7006X25
Symbol
BUSY TIMING (M/
S
= V
IH
)
t
BAA
BUSY
Access Time from Address Match
t
BDA
BUSY
Disable Time from Address Not Matched
t
BAC
BUSY
Access Time from Chip Enable Low
t
BDC
BUSY
Disable Time from Chip Enable High
t
APS
Arbitration Priority Set-up Time
(2)
t
BDD
BUSY
Disable to Valid Data
(3
t
WH
Write Hold After
BUSY
(5)
Max.
Min.
Max.
Min.
Max.
Unit
—
—
—
—
5
—
12
15
15
15
15
—
18
—
—
—
—
—
5
—
13
17
17
17
17
—
18
—
—
—
—
—
5
—
15
20
20
20
17
—
30
—
—
—
—
—
5
—
17
20
20
20
17
—
35
—
ns
ns
ns
ns
ns
ns
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7006L70FB | HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
| IDT7006L70G | HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
| IDT7006L70GB | HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
| IDT7006L70J | HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
| IDT7006L70JB | HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT7006L70FB | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
| IDT7006L70G | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
| IDT7006L70GB | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 128KBIT 70NS 68PGA |
| IDT7006L70J | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
| IDT7006L70JB | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。