參數(shù)資料
型號(hào): IDT7006L25PFB
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi): DRAM
英文描述: HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
中文描述: 16K X 8 DUAL-PORT SRAM, 25 ns, PQFP64
封裝: 14 X 14 MM, 1.40 MM HEIGHT, TQFP-64
文件頁(yè)數(shù): 1/20頁(yè)
文件大?。?/td> 263K
代理商: IDT7006L25PFB
I/O
Control
Address
Decoder
MEMORY
ARRAY
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
Address
Decoder
I/O
Control
R/
W
L
CE
L
OE
L
BUSY
L
A
13L
A
0L
2739 drw 01
I/O
0L
- I/O
7L
CE
L
OE
L
R/
W
L
SEM
L
INT
L
M/
S
BUSY
R
I/O
0R
-I/O
7R
A
13R
A
0R
SEM
R
INT
R
CE
R
OE
R
R/
W
R
(2)
(1,2)
(1,2)
(2)
R/
W
R
CE
R
OE
R
14
14
Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
OCTOBER 1996
1996 Integrated Device Technology, Inc.
DSC-2739/5
1
IDT7006S/L
HIGH-SPEED
16K x 8 DUAL-PORT
STATIC RAM
FEATURES:
True Dual-Ported memory cells which allow simulta-
neous access of the same memory location
High-speed access
— Military: 20/25/35/55/70ns (max.)
— Commercial: 15/17/20/25/35/55ns (max.)
Low-power operation
— IDT7006S
Active: 750mW (typ.)
Standby: 5mW (typ.)
— IDT7006L
Active: 750mW (typ.)
Standby: 1mW (typ.)
IDT7006 easily expands data bus width to 16 bits or
more using the Master/Slave select when cascading
more than one device
M/
S
= H for
BUSY
output flag on Master,
M/
S
= L for
BUSY
input on Slave
Busy and Interrupt Flags
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
Devices are capable of withstanding greater than 2001V
electrostatic discharge
Battery backup operation—2V data retention
TTL-compatible, single 5V (
±
10%) power supply
Available in a 68-pin PGA, a 68-pin quad flatpack, a 68-
pin PLCC, and a 64-pin TQFP
Industrial temperature range (–40
°
C to +85
°
C) is avail-
able, tested to military electrical specifications
DESCRIPTION:
The IDT7006 is a high-speed 16K x 8 Dual-Port Static
RAM. The IDT7006 is designed to be used as a stand-alone
Dual-Port RAM or as a combination MASTER/SLAVE Dual-
Port RAM for 16-bit-or-more word systems. Using the IDT
MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider
FUNCTIONAL BLOCK DIAGRAM
NOTES:
1. (MASTER):
BUSY
is
output;
(SLAVE):
BUSY
is input.
2.
BUSY
outputs
and
INT
outputs are
non-tri-stated
push-pull.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
6.07
For latest information contact IDT’s web site at www.idt.com or fax-on-demand at 408-492-8391.
相關(guān)PDF資料
PDF描述
IDT7006L35F HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
IDT7006L35FB HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
IDT7006L35G HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
IDT7006L35GB HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
IDT7006L35J HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT7006L25PFG 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 128KBIT 25NS 64TQFP
IDT7006L25PFG8 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 128KBIT 25NS 64TQFP
IDT7006L25XL 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 Dual-Port SRAM
IDT7006L35F 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
IDT7006L35FB 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM