參數(shù)資料
型號(hào)： IDT7005S35JB
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： DRAM
英文描述： HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
中文描述： 8K X 8 DUAL-PORT SRAM, 35 ns, PQCC68
封裝： 0.950 X 0.950 INCH, 0.120 INCH HEIGHT, PLASTIC, LCC-68
文件頁(yè)數(shù)： 8/20頁(yè)
文件大?。?/td> 265K
代理商： IDT7005S35JB
6.06
16
IDT7005S/L
HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
MILITARY AND COMMERCIAL TEMPERATURE RANGES
TRUTH TABLE II —
ADDRESS BUSY ARBITRATION
Inputs
Outputs
A0L-A12L
CE
CEL
CE
CER A0R-A12R BUSY
BUSY
BUSYL
(1)
BUSY
BUSYR
(1)
Function
XX
NO MATCH
H
Normal
HX
MATCH
H
Normal
XH
MATCH
H
Normal
LL
MATCH
(2)
Write Inhibit
(3)
NOTES:
2738 tbl 18
1. Pins
BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYX outputs on the
IDT7005 are push-pull, not open drain outputs. On slaves the
BUSYX input internally inhibits writes.
2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after
the address and enable inputs of this port. If tAPS is not met, either
BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs can not be low
simultaneously.
3. Writes to the left port are internally ignored when
BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are
internally ignored when
BUSYR outputs are driving low regardless of actual logic level on the pin.
TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1,2)
Functions
D0 - D7 Left
D0 - D7 Right
Status
No Action
1
Semaphore free
Left Port Writes "0" to Semaphore
0
1
Left port has semaphore token
Right Port Writes "0" to Semaphore
0
1
No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore
1
0
Right port obtains semaphore token
Left Port Writes "0" to Semaphore
1
0
No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore
0
1
Left port obtains semaphore token
Left Port Writes "1" to Semaphore
1
Semaphore free
Right Port Writes "0" to Semaphore
1
0
Right port has semaphore token
Right Port Writes "1" to Semaphore
1
Semaphore free
Left Port Writes "0" to Semaphore
0
1
Left port has semaphore token
Left Port Writes "1" to Semaphore
1
Semaphore free
FUNCTIONAL DESCRIPTION
The IDT7005 provides two ports with separate control,
address and I/O pins that permit independent access for reads
or writes to any location in memory. The IDT7005 has an
automatic power down feature controlled by
CE. The CE
controls on-chip power down circuitry that permits the respec-
tive port to go into a standby mode when not selected (
CE
high). When a port is enabled, access to the entire memory
array is permitted.
INTERRUPTS
If the user chooses to use the interrupt function, a memory
location (mail box or message center) is assigned to each port.
The left port interrupt flag (
INTL) is asserted when the right port
writes to memory location 1FFE (HEX), where a write is
defined as
CE = R/W= VIL per the Truth Table . The left port
clears the interrupt through access of address location 1FFE
when
CE = OE = VIL. For this example, R/W is a "don't care".
Likewise, the right port interrupt flag (
INTR) is asserted when
the left port writes to memory location 1FFF (HEX) and to clear
the interrupt flag (
INTR), the right port must read the memory
location 1FFF. The message (8 bits) at 1FFE or 1FFF is user-
defined, since it is an addressable SRAM location. If the
interrupt function is not used, address locations 1FFE and
1FFF are not used as mail boxes, but as part of the random
access memory. Refer to Truth Table for the interrupt opera-
tion.
BUSY LOGIC
Busy Logic provides a hardware indication that both ports
of the RAM have accessed the same location at the same
time. It also allows one of the two accesses to proceed and
signals the other side that the RAM is “Busy”. The busy pin can
then be used to stall the access until the operation on the other
side is completed. If a write operation has been attempted
from the side that receives a busy indication, the write signal
is gated internally to prevent the write from proceeding.
NOTES:
2738 tbl 19
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7005.
2. There are eight semaphore flags written to via I/O0 and read from all I/O's (I/O0-I/O7). These eight semaphores are addressed by A0 - A2.
相關(guān)PDF資料
PDF描述
IDT7005L35JB Multi-Color LED; LED Color:Green; Luminous Intensity:11ucd; Viewing Angle:40 ; Forward Current:20mA; Forward Voltage:2.1V; Operating Temperature Range:-30 C to +85 C; Color:Green; Leaded Process Compatible:No RoHS Compliant: No
IDT72V3640 3.3 VOLT HIGH-DENSITY SUPERSYNC⑩ II 36-BIT FIFO
IDT72V3670 RECTIFIER STANDARD SINGLE 1A 100V 100 30A-ifsm 5uA-ir 1V-vf DO-41 5K/REEL-13
IDT72V3670L10PF DIODE-RECT, CONTROL PIV=200V, IO>.75A
IDT72V3670L15PF RECTIFIER STANDARD SINGLE 1A 200V 200 30A-ifsm 5uA-ir 1V-vf DO-41 5K/REEL-13
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT7005S35JG 制造商:Integrated Device Technology Inc 功能描述:
IDT7005S35JI 功能描述:IC SRAM 64KBIT 35NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:45 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口，異步 存儲(chǔ)容量:128K（8K x 16） 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:70V25S15PF
IDT7005S35JI8 功能描述:IC SRAM 64KBIT 35NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:45 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口，異步 存儲(chǔ)容量:128K（8K x 16） 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:70V25S15PF
IDT7005S35L68 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Dual-Port SRAM
IDT7005S35PF 功能描述:IC SRAM 64KBIT 35NS 64TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:45 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口，異步 存儲(chǔ)容量:128K（8K x 16） 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:70V25S15PF
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*