- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄353466 > IDT7005L55XLB x8 Dual-Port SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT7005L55XLB |
| 英文描述： | x8 Dual-Port SRAM |
| 中文描述： | x8雙端口SRAM |
| 文件頁(yè)數(shù)： | 6/15頁(yè) |
| 文件大?。?/td> | 190K |
| 代理商： | IDT7005L55XLB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
6.42
IDT70V9379L
High-Speed 32K x 18 Dual-Port Synchronous Pipelined Static RAM
Industrial and Commercial Temperature Ranges
14
Depth and Width Expansion
The IDT70V9379 features dual chip enables (refer to Truth Table I)
inordertofacilitaterapidandsimpledepthexpansionwithnorequirements
for external logic. Figure 4 illustrates how to control the varioius chip
enables in order to expand two devices in depth.
TheIDT70V9379canalsobeusedinapplicationsrequiringexpanded
width, as indicated in Figure 4. Since the banks are allocated at the
discretionoftheuser,theexternalcontrollercanbesetuptodrivetheinput
signals for the various devices as required to allow for 36-bit or wider
applications.
4857 drw 18
IDT70V9379
CE0
CE1
CE0
CE1
A15
CE1
CE0
VCC
IDT70V9379
Control Inputs
CNTRST
CLK
ADS
CNTEN
R/
W
LB, UB
OE
Figure 4. Depth and Width Expansion with IDT70V9379
Functional Description
The IDT70V9379 provides a true synchronous Dual-Port Static RAM
interface. Registered inputs provide minimal set-up and hold times on
address,data,andallcriticalcontrolinputs.Allinternalregistersareclocked
ontherisingedgeoftheclocksignal,however,theself-timedinternalwrite
pulse is independent of the LOW to HIGH transition of the clock signal.
An asynchronous output enable is provided to ease asynchronous
bus interfacing. Counter enable inputs are also provided to staff the
operationoftheaddresscountersforfastinterleavedmemoryapplications.
CE0 = VIL and CE1 = VIH for one clock cycle will power down the
internalcircuitrytoreducestaticpowerconsumption.Multiplechipenables
allow easier banking of multiple IDT70V9379's for depth expansion
configurations.WhenthePipelinedoutputmodeisenabled,twocyclesare
required with
CE0 = VIL and CE1 = VIH to re-activate the outputs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7005L70L68B | x8 Dual-Port SRAM |
| IDT7005L70XLB | x8 Dual-Port SRAM |
| IDT7005S25XL | x8 Dual-Port SRAM |
| IDT7005S35L68 | x8 Dual-Port SRAM |
| IDT7005S35PFI | x8 Dual-Port SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT7005L70F | 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
| IDT7005L70FB | 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
| IDT7005L70G | 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
| IDT7005L70GB | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 64KBIT 70NS 68PGA |
| IDT7005L70J | 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。