- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄353744 > IDT7005L35G (INTEGRATED DEVICE TECHNOLOGY INC) Dual 2A High-Speed, Low-Side Gate Driver; Package: SOIC; No of Pins: 8; Container: Tape & Reel PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT7005L35G |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | Dual 2A High-Speed, Low-Side Gate Driver; Package: SOIC; No of Pins: 8; Container: Tape & Reel |
| 中文描述： | 8K X 8 DUAL-PORT SRAM, 35 ns, CPGA68 |
| 封裝： | 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, CERAMIC, PGA-68 |
| 文件頁數(shù)： | 19/20頁 |
| 文件大?。?/td> | 265K |
| 代理商： | IDT7005L35G |
6.06
8
IDT7005S/L
HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
MILITARY AND COMMERCIAL TEMPERATURE RANGES
WAVEFORM OF READ CYCLES(5)
NOTES:
1. Timing depends on which signal is asserted last,
OE or CE.
2. Timing depends on which signal is de-asserted first,
CE or OE.
3. tBDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations
BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
5.
SEM = VIH.
CE
2738 drw 08
tPU
ICC
ISB
tPD
50%
tRC
R/
W
CE
ADDR
tAA
OE
2738 drw 07
(4)
tACE
(4)
tAOE
(4)
(1)
tLZ
tOH
(2)
tHZ
(3, 4)
tBDD
DATAOUT
BUSYOUT
VALID DATA
(4)
TIMING OF POWER-UP POWER-DOWN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7005L35GB | Mono & Stereo Amps with Microphone; Package: MLP; No of Pins: 24; Container: Tape & Reel |
| IDT7005L35J | Mono & Stereo Amps with Microphone; Package: MLP; No of Pins: 24; Container: Tape & Reel |
| IDT7005L35PF | High-Side Current Sense Amplifier; Package: MicroPak; No of Pins: 6; Container: Tape & Reel |
| IDT7005L35PFB | Single, Ultra Low Cost, RRIO CMOS Amplifier; Package: SC70; No of Pins: 5; Container: Tape & Reel |
| IDT7005L55F | Single, Ultra Low Cost, RRIO CMOS Amplifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Idt7005L35GB | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 64KBIT 35NS 68PGA |
| IDT7005L35J | 功能描述:IC SRAM 64KBIT 35NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:45 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 雙端口，異步 存儲(chǔ)容量:128K（8K x 16） 速度:15ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:70V25S15PF |
| IDT7005L35J8 | 功能描述:IC SRAM 64KBIT 35NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:72 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步 存儲(chǔ)容量:9M（256K x 36） 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:71V67703S75PFGI |
| IDT7005L35JB | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM |
| IDT7005L35L68 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Dual-Port SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。