- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377252 > IDT6198S25D (INTEGRATED DEVICE TECHNOLOGY INC) CMOS STATIC RAM 64K (16K x 4-BIT) with Output Control PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT6198S25D |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | CMOS STATIC RAM 64K (16K x 4-BIT) with Output Control |
| 中文描述： | 16K X 4 STANDARD SRAM, 25 ns, CDIP24 |
| 封裝： | 0.300 INCH, CERDIP-24 |
| 文件頁(yè)數(shù)： | 7/8頁(yè) |
| 文件大小： | 79K |
| 代理商： | IDT6198S25D |
6.3
7
IDT6198S/L
CMOS STATIC RAM 64K (16K x 4-BIT)
MILITARY AND COMMERCIAL TEMPERATURE RANGES
TIMING WAVEFORM OF WRITE CYCLE NO. 1 (
WE
CONTROLLED TIMING)
(1, 2, 3, 7)
CS
DATA
IN
ADDRESS
WE
DATA
OUT
OE
2987 drw 10
t
AW
t
WR
t
DW
t
WC
t
WP
t
DH
t
WZ
t
OW
(4)
t
AS
(6)
(4)
(6)
DATA VALID
NOTES:
1.
WE
or
CS
must be HIGH during all address transitions.
2. A write occurs during the overlap ( t
WP
) of a LOW
CS
and a LOW
WE
.
3. t
WR
is measured from the earlier of
CS
or
WE
going HIGH to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals must not be applied.
5. If the
CS
LOW transition occurs simultaneously with or after the
WE
LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured
±
200mV from steady state.
7. If
OE
is LOW during a
WE
controlled write cycle, the write pulse width must be the larger of t
WP
or (t
WHZ
+ t
DW
) to allow the I/O drivers to turn off and data
to be placed on the bus for the required t
DW
. If
OE
is HIGH during a
WE
controlled write cycle, this requirement does not apply and the write pulse can
be as short as the specified t
WP
.
TIMING WAVEFORM OF WRITE CYCLE NO. 2 (
CS
CONTROLLED TIMING)
(1, 2, 3)
CS
DATA
IN
ADDRESS
WE
t
WR
2987 drw 11
t
AW
t
DW
t
WC
t
CW
t
DH
t
AS
DATA VALID
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT6198S25DB | CMOS STATIC RAM 64K (16K x 4-BIT) with Output Control |
| IDT6198S25L | CMOS STATIC RAM 64K (16K x 4-BIT) with Output Control |
| IDT7006S35JB | HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
| IDT7006L17JB | GIGATRUE 550 CAT PATCH CBL NO BOOT 6FT YW 25 PK |
| IDT7006L35JB | SM LED GREEN RA DK#350-1342-1-ND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT6198S25DB | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:CMOS STATIC RAM 64K (16K x 4-BIT) with Output Control |
| IDT6198S25L | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:CMOS STATIC RAM 64K (16K x 4-BIT) with Output Control |
| IDT6198S25LB | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:CMOS STATIC RAM 64K (16K x 4-BIT) with Output Control |
| IDT6198S25P | 制造商:Integrated Device Technology Inc 功能描述:Static RAM, 16Kx4, 24 Pin, Plastic, DIP |
| IDT6198S25SO | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。