- 您現(xiàn)在的位置：買賣IC網 > PDF目錄377243 > IDT6116SA25TPB (Integrated Device Technology, Inc.) Enhanced-JFET Low-Power Low-Offset Quad Operational Amplifier 14-PDIP 0 to 70 PDF資料下載
參數(shù)資料
| 型號： | IDT6116SA25TPB |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | Enhanced-JFET Low-Power Low-Offset Quad Operational Amplifier 14-PDIP 0 to 70 |
| 中文描述： | 的CMOS靜態(tài)RAM 16K的（2K × 8位） |
| 文件頁數(shù)： | 9/10頁 |
| 文件大?。?/td> | 91K |
| 代理商： | IDT6116SA25TPB |
5.1
9
IDT6116SA/LA
CMOS STATIC RAM 16K (2K x 8-BIT)
MILITARY AND COMMERCIAL TEMPERATURE RANGES
TIMING WAVEFORM OF WRITE CYCLE NO. 1, (
WE
CONTROLLED TIMING)
(1, 2, 5, 7)
TIMING WAVEFORM OF WRITE CYCLE NO. 2, (
CS
CONTROLLED TIMING)
(1, 2, 3, 5, 7)
t
WC
NOTES:
1.
WE
or
CS
must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW
CS
and a LOW
WE
.
3. tWR is measured from the earlier of
CS
or
WE
going HIGH to the end of the write cycle.
4. During this period, the I/O pins are in the output state and the input signals must not be applied.
5. If the
CS
LOW transition occurs simultaneously with or after the
WE
LOW transition, the outputs remain in the high-impedance state.
6. Transition is measured
±
500mV from steady state.
7.
OE
is continuously HIGH. If
OE
is LOW during a
WE
controlled write cycle, the write pulse width must be the larger of t
WP
or (t
WHZ
+ t
DW
) to allow the
I/O drivers to turn off and data to be placed on the bus for the required t
DW
. If
OE
is HIGH during a
WE
controlled write cycle, this requirement does not
apply and the write pulse is the specified t
WP
. For a
CS
controlled write cycle,
OE
may be LOW with no degradation to t
CW
.
CS
WE
DATA
IN
t
AW
t
CW
t
WR
(3)
t
DW
t
DH
t
AS
3089 drw 10
DATA VALID
ADDRESS
ADDRESS
DATA
OUT
CS
WE
DATA
IN
t
WC
t
AW
3089 drw 09
t
AS
t
WHZ
(6)
(4)
t
DW
t
DH
(4)
t
OW
t
WR
t
CHZ(6)
t
WP(7)
(6)
PREVIOUS DATA VALID
DATA
VALID
DATA VALID
(3)
相關PDF資料 |
PDF描述 |
|---|---|
| IDT6116SA25Y | Enhanced-JFET Low-Power Low-Offset Quad Operational Amplifier 14-PDIP 0 to 70 |
| IDT6116SA35D | Enhanced-JFET Low-Power Low-Offset Quad Operational Amplifier 14-SOIC -40 to 85 |
| IDT6116LA15D | CMOS STATIC RAM 16K (2K x 8 BIT) |
| IDT6116LA15DB | CMOS STATIC RAM 16K (2K x 8 BIT) |
| IDT6116LA15P | CMOS STATIC RAM 16K (2K x 8 BIT) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT6116SA25TPG | 功能描述:IC SRAM 16KBIT 25NS 24DIP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:72 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 存儲容量:4.5M（256K x 18） 速度:133MHz 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應商設備封裝:100-TQFP（14x20） 包裝:托盤 |
| IDT6116SA25TPGI | 功能描述:IC SRAM 16KBIT 25NS 24DIP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:72 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 存儲容量:4.5M（256K x 18） 速度:133MHz 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應商設備封裝:100-TQFP（14x20） 包裝:托盤 |
| IDT6116SA25TPI | 功能描述:IC SRAM 16KBIT 25NS 24DIP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 產品變化通告:Product Discontinuation 26/Apr/2010 標準包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步，DDR II 存儲容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應商設備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ |
| IDT6116SA25Y | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:CMOS STATIC RAM 16K (2K x 8 BIT) |
| IDT6116SA25YB | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:CMOS STATIC RAM 16K (2K x 8 BIT) |
發(fā)布緊急采購，3分鐘左右您將得到回復。