參數(shù)資料
型號: IDT5V2528PGI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘及定時
英文描述: 2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
中文描述: 5V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
封裝: TSSOP-28
文件頁數(shù): 4/7頁
文件大?。?/td> 61K
代理商: IDT5V2528PGI
4
INDUSTRIAL TEMPERATURE RANGE
IDT5V2528/A
2.5 / 3.3V PHASE-LOCK LOOP CLOCK DRIVER
DC ELECTRICAL CHARACTERISTICS OV ER OPERATING RANGE
Symbol
Parameter
V
IK
Input Clamp Voltage
I
I
= -18mA
V
IH
Input HIGH Level
CLK, FBIN
V
IL
Input LOW Level
CLK, FBIN
V
IHH
Input HIGH Voltage Level
(2)
3-Level Inputs Only
V
IMM
Input MID Voltage Level
(2)
3-Level Inputs Only
V
ILL
Input LOW Voltage Level
(2)
3-Level Inputs Only
V
OH
Output HIGH Voltage Level
I
OH
= -100
μ
A
(3.3V Outputs)
I
OH
= -12mA
V
OH
Output HIGH Voltage Level
I
OH
= -100
μ
A
(2.5V Outputs)
I
OH
= -12mA
V
OL
Output LOW Voltage Level
I
OL
= 100
μ
A
(3.3V Outputs)
I
OL
= 12mA
V
OL
Output LOW Voltage Level
I
OL
= 100
μ
A
(2.5V Outputs)
I
OL
= 12mA
I
3
3-Level Input DC Current
V
IN
= V
DD
(G_Ctrl, T_Ctrl)
V
IN
= V
DD
/2
V
IN
= GND
I
I
Input Current
V
I
= V
DD
or GND
Test Conditions
Min.
Typ.
(1)
Max
- 1.2
Unit
V
V
V
V
V
V
V
2
0.8
V
DD
- 0.6
V
DD
/2 - 0.3
V
DD
/2 + 0.3
0.6
V
DD
- 0.2
2.4
V
DD
- 0.1
2
V
V
0.2
0.4
0.1
0.4
+200
+50
V
HIGH Level
MID Level
LOW Level
–50
–200
μ
A
±5
μ
A
NOTES:
1. For conditions shown as Mn or Max, use the appropriate value specified under recommended operating conditions.
2. These inputs are normally wired to V
DD
, GND, or left floating. Internal termnation resistors bias floating inputs to V
DD
/2. If these inputs are switched, the function and timng of
the outputs may be glitched, and the PLL may require an additional t
LOCK
time before all datasheet limts are achieved.
POWER SUPPLY CHARACTERISTICS
Symbol
Parameter
I
DDPD
Power Down Supply Current
I
DDA
AV
DD
Supply Current
I
DD
Dynamc Power Supply Current
Test Conditions
Typ.
(1)
8
3.5
500
15
Max
40
10
Unit
μ
A
mA
V
DD
= 3.6, V
DDQ
= 2.7V / 3.3V, AV
DD
= 0V
V
DD
= AV
DD
= 3.6V, V
DDQ
= 2.7V / 3.3V, CLK = 0 or V
DD
V
DD
= AV
DD
= 3.6V, V
DDQ
= 2.7V / 3.3V, C
L
= 0pF
V
DD
= AV
DD
= V
DDQ
= 3.6V
C
L
= 30pF, CLK = 100MHz
V
DD
= AV
DD
= 3.6V, V
DDQ
= 2.7V
C
L
= 20pF, CLK = 100MHz
μ
A/MHz
I
DDD
Dynamc Power Supply
Current per Output
mA
12
NOTE:
1. For nomnal voltage and temperature.
相關(guān)PDF資料
PDF描述
IDT5V2528 2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
IDT5V2528APGG 2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
IDT5V2528APGGI 2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
IDT5V2528APGI 2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
IDT5V925QGI CONNECTOR ACCESSORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT5V30022DCG 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK BUFFER ZD 2.5V 8SOIC
IDT5V30022DCG8 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK BUFFER ZD 2.5V 8SOIC
IDT5V40501DCG 功能描述:IC CLK GEN PLL 160MHZ 8SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:LOCO™ 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
IDT5V40501DVG 功能描述:IC CLK GEN PLL 160MHZ 8TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:LOCO™ 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
IDT5V41064NLG 功能描述:IC CLK GEN 1:1 16QFN RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:PCI Express® (PCIe) 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6