- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67114 > IDT59920A-5SOI8 (INTEGRATED DEVICE TECHNOLOGY INC) PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 PDF資料下載
參數(shù)資料
| 型號： | IDT59920A-5SOI8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| 封裝： | 0.300 INCH, SOIC-24 |
| 文件頁數(shù)： | 1/6頁 |
| 文件大小： | 52K |
| 代理商： | IDT59920A-5SOI8 |
1
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
IDT59920A
LOW SKEW PLL CLOCK DRIVER TURBOCLOCK JR.
SEPTEMBER 2001
2001
Integrated Device Technology, Inc.
DSC 5846/2
c
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FEATURES:
Eight zero delay outputs
Selectable positive or negative edge synchronization
Synchronous output enable
Output frequency: 15MHz to 100MHz
CMOS outputs
3 skew grades:
IDT59920A-2: tSKEW0<250ps
IDT59920A-5: tSKEW0<500ps
IDT59920A-7: tSKEW0<750ps
3-level inputs for PLL range control
PLL bypass for DC testing
External feedback, internal loop filter
46mA IOL high drive outputs
Low Jitter: <200ps peak-to-peak
Outputs drive 50
terminated lines
Pin-compatible with Cypress CY7B9920
Available in SOIC package
FUNCTIONAL BLOCK DIAGRAM
G ND/sOE
Q0
Q1
REF
FS
PLL
FB
VDDQ/PE
Q2
Q3
Q4
Q5
Q6
Q7
IDT59920A
LOW SKEW
PLL CLOCK DRIVER
TURBOCLOCK JR.
DESCRIPTION:
The IDT59920A is a high fanout phase lock loop clock driver in-
tended for high performance computing and data-communications appli-
cations. The IDT59920A has CMOS outputs.
The IDT59920A maintains Cypress CY7B9920 compatibility while
providing two additional features: Synchronous Output Enable (GND/
sOE), and Positive/Negative Edge Synchronization (VDDQ/PE). When
the GND/sOE pin is held low, all outputs are synchronously enabled
(CY7B9920 compatibility). However, if GND/sOE is held high, all out-
puts except Q2 and Q3 are synchronously disabled.
Furthermore, when the VDDQ/PE is held high, all outputs are synchro-
nized with the positive edge of the REF clock input (CY7B9920 compat-
ibility). When VDDQ/PE is held low, all outputs are synchronized with the
negative edge of REF.
The FB signal is compared with the input REF signal at the phase
detector in order to drive the VCO. Phase differences cause the VCO of
the PLL to adjust upwards or downwards accordingly.
An internal loop filter moderates the response of the VCO to the
phase detector. The loop filter transfer function has been chosen to
provide minimal jitter (or frequency variation) while still providing accu-
rate responses to input frequency changes.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT59920A-2SOC | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| IDT5992A-7JRI | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
| IDT5T929-30NLGI | 5T SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28 |
| IDT5T929-10NLI8 | 5T SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28 |
| IDT5T929-10NLGI | 5T SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT5992A2J | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT5993A2Q | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT5P30017NDGI | 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GENERATOR 28QFN |
| IDT5P30017NDGI8 | 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GENERATOR 28QFN |
| IDT5P30018NBG8 | 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GENERATOR 28QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。