參數(shù)資料
型號： ID82C50A-5
廠商： INTERSIL CORP
元件分類： 微控制器/微處理器
英文描述： CMOS Asynchronous Communications Element
中文描述： 1 CHANNEL(S), 625K bps, SERIAL COMM CONTROLLER, CDIP40
封裝： CERDIP-40
文件頁數(shù)： 14/21頁
文件大小： 101K
代理商： ID82C50A-5
14
Reset
After powerup, the 82C50A Master Reset Schmitt trigger
input (MR) should be held high for TMRW ns to reset the
82C50A circuits to an idle mode until initialization. A high on
MR causes the following:
1. Initializes the transmitter and receiver internal clock
counters.
2. Clears the Line Status Register (LSR), except for
Transmitter Shift Register Empty (TE MT) and Transmit
Holding Register Empty (THRE), which are set. The
Modem Control Register (MCR) is also cleared. All of the
discrete lines, memory elements and miscellaneous
logic associated with these register bits are also cleared
or turned off. Divisor Latches, Receiver Buffer Register,
Transmitter Buffer Register are not effected.
Following removal of the reset condition (MR low), the
82C50A remains in the idle mode until programmed.
A hardware reset of the 82C50A sets the THRE and TEMT
status bit in the LSR. When interrupts are subsequently
enabled, an interrupt occurs due to THRE.
A summary of the effect of a Master Reset on the 82C50A is
given in Table 7.
TABLE 5. BAUD RATES USING 2.4576MHz CRYSTAL
DESIRED
BAUD
RATE
DIVISOR USED TO
GENERATE
16 x CLOCK
PERCENT ERROR
DIFFERENCE BETWEEN
DESIRED AND ACTUAL
50
3072
-
75
2048
-
110
1396
0.026
134.5
1142
0.0007
150
1024
-
300
512
-
600
256
-
1200
128
-
1800
85
0.392
2000
77
0.260
2400
64
-
3600
43
0.775
4800
32
-
7200
21
1.587
9600
16
-
19200
8
-
38400
4
-
TABLE 6. BAUD RATES USING 3.072MHz CRYSTAL
DESIRED
BAUD
RATE
DIVISOR USED TO
GENERATE
16 x CLOCK
PERCENT ERROR
DIFFERENCE BETWEEN
DESIRED AND ACTUAL
50
3840
-
75
2560
-
110
1745
0.026
134.5
1428
0.034
150
1280
-
300
640
-
600
320
-
1200
160
-
1800
107
0.312
2000
96
-
2400
80
-
3600
53
0.628
4800
40
-
7200
27
1.23
9600
20
-
19200
10
-
38400
5
-
TABLE 7. 82C50A RESET OPERATIONS
REGISTER/SIGNAL
RESET CONTROL
RESET
Interrupt Enable Register
Master Reset
All Bits Low (0-3 forced and 4-7 permanent)
Interrupt Identification Register
Master Reset
Bit 0 is High, Bits 1 and 2 Low Bits 3-7 are
Permanently Low
Line Control Register
Master Reset
All Bits Low
MODEM Control Register
Master Reset
All Bits Low
Line Status Register
Master Reset
All Bits Low, Except Bits 5 and 6 are High
MODEM Status Register
Master Reset
Bit 0-3 Low Bits 4-7 Input Signal
SOUT
Master Reset
High
lntrpt (RCVR Errs)
Read LSR/MR
Low
lntrpt (RCVR Data Ready)
Read RBR/MR
Low
lntrpt (THRE)
Read lIR/Write THR/MR
Low
lntrpt (Modem Status Changes)
Read MSR/MR
Low
82C50A
相關PDF資料
PDF描述
ID82C50A CMOS Asynchronous Communications Element
ID82C52 CMOS Serial Controller Interface
ID82C54 CMOS Programmable Interval Timer
ID82C54-10 CMOS Programmable Interval Timer
ID82C54-12 CMOS Programmable Interval Timer
相關代理商/技術參數(shù)
參數(shù)描述
ID82C52 功能描述:UART 接口集成電路 PERIPH UART/BRG 5V 16MHZ 28CDIP IND RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ID82C52/+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART
ID82C54 功能描述:計時器和支持產(chǎn)品 PERIPH PRG-CNTR 5V 8MHZ 24CDIP IND RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel
ID82C54/+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Timer Circuit
ID82C54-10 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Programmable Interval Timer
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*