參數(shù)資料
型號(hào)： ICY7C1373C-100BGI
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： DRAM
英文描述： 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture
中文描述： 1M X 18 ZBT SRAM, 8.5 ns, PBGA119
封裝： 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119
文件頁(yè)數(shù)： 1/33頁(yè)
文件大小： 791K
代理商： ICY7C1373C-100BGI
18-Mbit (512K x 36/1M x 18) Flow-Through
SRAM with NoBL Architecture
CY7C1371C
CY7C1373C
Cypress Semiconductor Corporation
Document #: 38-05234 Rev. *D
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised June 03, 2004
Features
No Bus Latency (NoBL) architecture eliminates
dead cycles between write and read cycles
Can support up to 133-MHz bus operations with zero
wait states
— Data is transferred on every clock
Pin compatible and functionally equivalent to ZBT
devices
Internally self-timed output buffer control to eliminate
the need to use OE
Registered inputs for flow-through operation
Byte Write capability
3.3V/2.5V I/O power supply
Fast clock-to-output times
— 6.5 ns (for 133-MHz device)
— 7.5 ns (for 117-MHz device)
— 8.5 ns (for 100-MHz device)
Clock Enable (CEN) pin to enable clock and suspend
operation
Synchronous self-timed writes
Asynchronous Output Enable
Offered in JEDEC-standard 100 TQFP, 119-Ball BGA and
165-Ball fBGA packages
Three chip enables for simple depth expansion
Automatic Power-down feature available using ZZ
mode or CE deselect
JTAG boundary scan for BGA and fBGA packages
Burst Capability—linear or interleaved burst order
Low standby power
Functional Description
[1]
The CY7C1371C/CY7C1373C is a 3.3V, 512K x 36/ 1M x 18
Synchronous Flow-through Burst SRAM designed specifically
to support unlimited true back-to-back Read/Write operations
without the insertion of wait states. The CY7C1371C/
CY7C1373C is equipped with the advanced No Bus Latency
(NoBL) logic required to enable consecutive Read/Write
operations with data being transferred on every clock cycle.
This feature dramatically improves the throughput of data
through the SRAM, especially in systems that require frequent
Write-Read transitions.
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. The clock input is qualified by
the Clock Enable (CEN) signal, which when deasserted
suspends operation and extends the previous clock cycle.
Maximum access delay from the clock rise is 6.5 ns (133-MHz
device).
Write operations are controlled by the two or four Byte Write
Select (BW
X
) and a Write Enable (WE) input. All writes are
conducted with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Enables (CE
1
, CE
2
, CE
3
) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output tri-state control. In order to avoid bus
contention, the output drivers are synchronously tri-stated
during the data portion of a write sequence.
Selection Guide
133 MHz
6.5
210
70
117 MHz
7.5
190
70
100 MHz
8.5
175
70
Unit
ns
mA
mA
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
Notes:
1. For best–practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
相關(guān)PDF資料
PDF描述
ICY7C1373D-100BGI 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBLTM Architecture
ICY7C1373D-100BGXI 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBLTM Architecture
ICY7C1387C-167BGI 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM
ICY7C1387D-167BGI 18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
ICY7C1387D-167BGXI 18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICY7C1373D-100BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBLTM Architecture
ICY7C1373D-100BGXI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBLTM Architecture
ICY7C1387C-167BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM
ICY7C1387CV25-167BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM
ICY7C1387D-167BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*