- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄65536 > ICSVF2510BGI (INTEGRATED DEVICE TECHNOLOGY INC) 2510 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICSVF2510BGI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 2510 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| 封裝： | 4.40 MM, 0.65 MM PITCH, LEAD FREE, PLASTIC, MO-153, TSSOP-24 |
| 文件頁(yè)數(shù)： | 2/9頁(yè) |
| 文件大?。?/td> | 123K |
| 代理商： | ICSVF2510BGI |
2
ICSVF2510
0722B—05/06/04
Pin Descriptions
Note:
1.
Weak pull-ups on these inputs
Functionality
PIN #
PIN NAME
TYPE
DESCRIPTION
1
AGND
PWR
Analog Ground
2, 10, 14
VCC
PWR
Power Supply (3.3V)
3
CLK0
OUT
Buffered clock output.
4
CLK1
OUT
Buffered clock output.
5
CLK2
OUT
Buffered clock output.
6, 7, 18, 19
GND
PWR
Ground
8
CLK3
OUT
Buffered clock output.
9
CLK4
OUT
Buffered clock output.
11
OE
1
IN
Output enable (has internal pull_up). When high, normal operation.
When low, clock outputs are disabled to a logic low state.
12
FBOUT
OUT
Feedback output
13
FBIN
IN
Feedback input
15
CLK5
OUT
Buffered clock output.
16
CLK6
OUT
Buffered clock output.
17
CLK7
OUT
Buffered clock output.
20
CLK8
OUT
Buffered clock output.
21
CLK9
OUT
Buffered clock output.
22
VCC
PWR
Power Supply (3.3V) digital supply.
23
AVCC
IN
Analog power supply (3.3V). When input is ground PLL is off and
bypassed.
24
CLKIN
IN
Clock input
OE
AVCC
CLK (9:0)
FBOUT
Source
03.33
0
Driven
PLL
N
1
3.33
Driven
PLL
N
00
0
Driven
CLKIN
Y
10
Driven
CLKIN
Y
Test mode:
When AVCC is 0, shuts off the PLL
and connects the input directly to the output buffers
Buffer Mode
INPUTS
OUTPUTS
PLL
Shutdown
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ID8251B | 1 CHANNEL(S), SERIAL COMM CONTROLLER, CDIP28 |
| ID8251 | 1 CHANNEL(S), SERIAL COMM CONTROLLER, CDIP28 |
| IDBM619CPG5-72V/20-BP | SINGLE COLOR DISPLAY CLUSTER, PURE GREEN, 31.75 mm |
| IDB619CR5-60V/20-P | SINGLE COLOR DISPLAY CLUSTER, RED, 31.75 mm |
| IDBL607CY3-24V/30-BP | SINGLE COLOR DISPLAY CLUSTER, AMBER YELLOW, 15.75 mm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSXXXXCFLFT | 制造商:ICS 制造商全稱:ICS 功能描述:PCIe Gen 2 main Clock for Intel-based Servers |
| ICSXXXXCGLFT | 制造商:ICS 制造商全稱:ICS 功能描述:PCIe Gen 2 main Clock for Intel-based Servers |
| ICSXXXXY | 制造商:ICS 制造商全稱:ICS 功能描述:Auto-Negotiation Advertisement Register (register 4 [0x04]) |
| ICSXXXXYFLFT | 制造商:ICS 制造商全稱:ICS 功能描述:System Clock Chip for ATI RS400 P4TM-based Systems |
| ICSXXXXYGLFT | 制造商:ICS 制造商全稱:ICS 功能描述:System Clock Chip for ATI RS400 P4TM-based Systems |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。