- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄65536 > ICSSSTVF16859AYGLF-T (INTEGRATED DEVICE TECHNOLOGY INC) SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 PDF資料下載
參數(shù)資料
| 型號： | ICSSSTVF16859AYGLF-T |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 鎖存器 |
| 英文描述： | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 |
| 封裝： | 6.10 MM, 0.50 MM PICH, MO-153, TSSOP-64 |
| 文件頁數(shù)： | 7/10頁 |
| 文件大小： | 104K |
| 代理商： | ICSSSTVF16859AYGLF-T |
6
ICSSSTVF16859A
1018A—09/23/04
DC Electrical Characteristics - DDRI-400 (PC3200)
TA = 0 - 70°C; VDD = 2.5 +/-0.2V, VDDQ=2.5 +/-0.2V; (unless otherwise stated)
SYMBOL
PARAMETERS
VDDQ
MIN
TYP
MAX
UNITS
VIK
II = -18mA
2.5V
-1.2
IOH = -100A
2.5V-2.7V
VDDQ -
0.2
IOH = -8mA
2.7V
1.95
IOL = 100A
2.5V-2.7V
0.2
IOL = 8mA
2.5V
0.35
II
All Inputs
VI = VDD or GND
2.7V
±5
A
Standby (Static)
RESET# = GND
0.01
A
Operating (Static)
VI = VIH(AC) or VIL(AC),
RESET# = VDD
25
mA
Dynamic operating
(clock only)
RESET# = VDD,
VI = VIH(AC) or VIL(AC),
CLK and CLK# switching
50% duty cycle.
30
/clock
MHz
Dynamic Operating
(per each data input)
RESET# = VDD,
VI = VIH(AC) or VIL (AC),
CLK and CLK# switching
50% duty cycle. One data
input switching at half
clock frequency, 50%
duty cycle
10
A/ clock
MHz/data
rOH
Output High
2.5V-2.7V
7
13.5
20
rOL
Output Low
2.5V-2.7V
7
13
20
rO(D)
[rOH - rOL] each
separate bit
2.6V
4
Data Inputs
2.5
3.5
CLK and CLK#
2.5
3.5
Notes:
1 - Guaranteed by design, not 100% tested in production.
IO = 0
CONDITIONS
2.7V
2.6V
VI = VREF ±350mV
VICR = 1.25V, VI(PP) = 360mV
pF
IOH = -16mA
V
Ci
IOL = 16mA
IO = 20mA, TA = 25° C
VOH
VOL
IDD
IDDD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICSSSTVF16859YGLF-T | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 |
| ICSSSTVF16859YKLF | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, QCC56 |
| ICSVF2509BGLN | 2509 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| ICSVF2509BGT | 2509 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| ICSVF2510BGILF-T | 2510 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSSSTVF16859BKLFT | 制造商:ICS 功能描述: |
| ICSSSTVF16859BKT | 制造商:ICS 功能描述: |
| ICSSSTVF16859YK | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
| ICSS-VE-PU-N | 制造商:Black Box Corporation 功能描述:iCOMPEL S Series VESA Publisher |
| ICSS-VE-PU-W | 制造商:Black Box Corporation 功能描述:iCOMPEL S Series VESA Publisher, Wi-Fi |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。