- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄65536 > ICSSSTV16857YLLF-T SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | ICSSSTV16857YLLF-T |
| 元件分類： | 鎖存器 |
| 英文描述： | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
| 封裝： | 0.173 INCH, 0.40 MM PITCH, TVSOP-48 |
| 文件頁數(shù)： | 2/8頁 |
| 文件大?。?/td> | 114K |
| 代理商： | ICSSSTV16857YLLF-T |
2
ICSSSTV16857
Third party brands and names are the property of their respective owners.
General Description
Pin Configuration
The 14-bit ICSSTV16857 is a universal bus driver designed for 2.3V to 2.7V VDD operation and SSTL_2 I/O Levels
except for the RESET# input which is LVCMOS.
Data flow from D to Q is controlled by the differential clock, CLK, CLK# and RESET#. Data is triggered on the
positive edge of CLK. CLK# must be used to maintain noise margins. RESET# must be supported with LVCMOS
levels as VREF may not be stable during power-up. RESET# is asynchronous and is intended for power-up only and
when low assures that all of the registers reset to the Low State, Q outputs are low, and all input receivers, data and
clock are switched off.
R
E
B
M
U
N
I
PE
M
A
N
I
PE
P
Y
TN
O
I
T
P
I
R
C
S
E
D
,
8
1
,
9
1
,
0
2
,
3
2
,
4
2
,
6
,
7
,
0
1
,
1
,
4
1
,
5
1
,
2
,
5
)
1
:
4
1
(
QT
U
P
T
U
Ot
u
p
t
u
o
a
t
a
D
,
2
,
3
1
,
8
,
3
6
4
,
6
3
,
7
2
D
N
GR
W
Pd
n
u
o
r
G
1
2
,
6
1
,
2
1
,
9
,
4Q
D
VR
W
Pe
g
a
t
l
o
v
y
l
p
u
s
t
u
p
t
u
O
,
1
3
,
0
3
,
9
2
,
6
2
,
5
2
,
2
4
,
1
4
,
0
4
,
3
,
2
3
8
4
,
7
4
,
4
,
3
4
)
1
:
4
1
(
DT
U
P
N
It
u
p
n
i
a
t
a
D
8
3K
L
CT
U
P
N
It
u
p
n
i
k
c
o
l
c
e
v
i
t
i
s
o
P
9
3#
K
L
CT
U
P
N
It
u
p
n
i
k
c
o
l
c
e
v
i
t
a
g
e
N
5
4
,
7
3
,
8
2D
D
VR
W
Pe
g
a
t
l
o
v
y
l
p
u
s
e
r
o
C
4
3#
T
E
S
E
RT
U
P
N
I)
w
o
l
e
v
i
t
c
a
(
t
e
s
e
R
5
3F
E
R
VT
U
P
N
Ie
g
a
t
l
o
v
e
c
n
e
r
e
f
e
r
t
u
p
n
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICSSSTV16859CG-T | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO64 |
| SSTV16859CKLF | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC56 |
| ICSSSTV16859YKLF | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC56 |
| ICSSSTV32852AHLF | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA114 |
| ICSSSTVA16857YG-T | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSSSTV16857YL-T | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer |
| ICSSSTV16859 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
| ICSSSTV16859CG-T | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
| ICSSSTV16859YG-T | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
| ICSSSTV16859YK | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復。