- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄67710 > ICSSSTUF32864AYHLF-T SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICSSSTUF32864AYHLF-T |
| 元件分類(lèi)： | 鎖存器 |
| 英文描述： | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| 封裝： | MO-205CC, LFBGA-96 |
| 文件頁(yè)數(shù)： | 8/11頁(yè) |
| 文件大?。?/td> | 111K |
| 代理商： | ICSSSTUF32864AYHLF-T |
6
ICSSSTUF32864A
0987B—09/28/04
Absolute Maximum Ratings
Storage Temperature . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 2.5V
Input Voltage
1,2
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
-0.5V to +2.5V
Output Voltage
1,2
. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
-0.5V to VDD + 0.5V
Input Clamp Current . . . . . . . . . . . . . . . . . . . . ±50 mA
Output Clamp Current . . . . . . . . . . . . . . . . . . . ±50mA
Continuous Output Current . . . . . . . . . . . . . . . ±50mA
VDD or GND Current/Pin . . . . . . . . . . . . . . . . ±100mA
Package Thermal Impedance
3
. . . . . . . . . . . . . . .
36°C
Stresses above those listed under
Absolute Maximum Ratings may cause permanent damage to the device. These
ratings are stress specifications only and functional operation of the device at these or any other conditions above those
listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect product reliability.
Notes:
1. The input and output negative voltage
ratings may be excluded if the input
and output clamp ratings are observed.
2. This value is limited to 2.5V maximum.
3. The package thermal impedance is
calculated
in
accordance
with
JESD 51.
Recommended Operating Conditions
PARAMETER
MIN
TYP
MAX
UNITS
VDD
1.7
1.8
1.9
VREF
0.49 x VDD
0.5 x VDD
0.51 x VDD
VTT
VREF - 0.04
VREF
VREF + 0.04
VI
Input Voltage
0
VDD
VIH (DC)
DC Input High Voltage
VREF + 0.125
VIH (AC)
AC Input High Voltage
VREF + 0.250
VIL (DC)
DC Input Low Voltage
VREF - 0.125
VIL (AC)
AC Input Low Voltage
VREF - 0.250
VIH
Input High Voltage Level
0.65 x VDD
VIL
Input Low Voltage Level
0.35 x VDD
VICR
Common mode Input Range
0.675
1.125
VID
Differential Input Voltage
0.600
IOH
-8
IOL
8
TA
070
°C
1Guaranteed by design, not 100% tested in production.
DESCRIPTION
I/O Supply Voltage
Reference Voltage
Operating Free-Air Temperature
RESET#,
C0, C1
CLK, CLK#
Low-Level Output Current
Termination Voltage
High-Level Output Current
Data Inputs
mA
Note: Reset# and Cn inputs must be helf at valid logic levels (not floating) to ensure proper device operation.
The differential inputs must not be floating unless Reset# is low.
V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICSSSTUF32864YHLFT | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| ICSSSTUF32866EHT | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| ICSSSTUF32866EHLFT | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| ICSSSTVA16859CK-LF | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, QCC56 |
| ICSSSTVA16859CK | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, QCC56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICSSSTV16857 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer |
| ICSSSTV16857CG-T | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer |
| ICSSSTV16857YG-T | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer |
| ICSSSTV16857YL-T | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 14-Bit Registered Buffer |
| ICSSSTV16859 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR 13-Bit to 26-Bit Registered Buffer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。