- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360787 > ICS95V857CKLF-T 2.5V Wide Range Frequency Clock Driver (45MHz - 233MHz) PDF資料下載
參數(shù)資料
| 型號： | ICS95V857CKLF-T |
| 英文描述： | 2.5V Wide Range Frequency Clock Driver (45MHz - 233MHz) |
| 中文描述： | 2.5V的寬量程頻率時鐘驅(qū)動器（45MHz - 233MHz） |
| 文件頁數(shù)： | 3/13頁 |
| 文件大?。?/td> | 148K |
| 代理商： | ICS95V857CKLF-T |
3
ICS95V857C
1190A—12/16/05
Pin Descriptions
E
M
A
N
N
I
P
E
P
Y
T
N
O
I
T
P
I
R
C
S
E
D
D
D
V
R
W
P
V
5
,
p
u
s
r
w
o
P
D
N
G
R
W
P
d
n
u
o
r
G
D
D
V
A
R
W
P
V
5
,
p
u
s
r
e
w
o
p
g
o
n
A
D
N
G
A
R
W
P
d
n
u
o
r
g
o
n
A
)
0
(
T
K
L
C
T
U
O
s
p
o
r
p
l
e
r
e
f
k
c
o
C
"
e
u
r
"
)
C
K
L
C
T
U
O
s
p
o
r
p
l
e
f
s
k
c
o
"
e
m
e
m
o
C
"
C
N
I
K
L
C
N
I
t
p
n
k
c
o
e
c
n
e
"
e
m
e
m
o
C
"
T
N
I
K
L
C
N
I
t
p
n
k
c
o
e
c
n
e
"
e
u
r
"
C
T
U
O
_
B
F
T
U
O
t
c
e
w
a
b
e
b
d
e
e
n
m
t
p
o
r
e
r
s
T
d
e
K
L
c
e
C
e
d
,
s
a
p
o
y
c
n
k
e
c
u
a
q
b
d
e
e
e
e
F
m
"
e
e
h
C
N
d
e
e
F
"
e
m
a
s
T
b
d
e
e
F
o
z
o
c
e
m
e
m
o
o
c
n
y
s
r
m
e
m
h
c
w
s
B
F
o
e
u
r
"
h
I
B
F
e
u
r
"
n
y
s
C
"
o
C
"
d
t
u
.
h
a
s
s
e
I
"
e
N
"
T
T
U
O
_
B
F
T
U
O
s
e
h
c
w
s
o
d
t
c
e
w
e
a
b
b
d
e
t
u
e
n
m
t
r
e
p
o
r
s
T
d
.
e
L
C
c
e
e
h
d
,
a
p
o
c
n
e
k
u
c
q
a
b
K
s
y
e
T
N
I
B
F
N
I
r
L
L
P
l
n
r
e
h
o
n
s
a
h
n
g
p
e
n
m
g
p
s
e
k
c
e
n
m
d
o
i
o
a
b
d
e
e
i
o
,
p
C
N
I
K
s
e
T
n
d
N
I
K
c
a
b
L
C
h
w
o
L
d
,
p
h
w
F
n
o
z
n
k
c
n
a
r
o
s
a
h
e
C
e
C
N
I
B
F
N
I
L
L
P
l
n
r
e
h
r
e
k
e
"
#
D
P
N
I
t
p
n
S
O
M
C
V
L
.
w
o
D
r
w
o
P
This PLL Clock Buffer is designed for a V
DD
of 2.5V, an AV
DD
of 2.5V and differential data input and output levels.
The
ICS95V857C
is a zero delay buffer that distributes a differential clock input pair (CLK_INC, CLK_INT) to ten
differential pair of clock outputs (CLKT[0:9], CLKC[0:9]) and one differential pair feedback clock output (FB_OUT,
FB_OUTC). The clock outputs are controlled by the input clocks (CLK_INC, CLK_INT), the feedback clocks (FB_INT,
FB_INC), the 2.5-V LVCMOS input (PD#) and the Analog Power input (AV
DD
). When input (PD#) is low while power is
applied, the receivers are disabled, the PLL is turned off and the differential clock outputs are tri-stated. When AV
DD
is grounded, the PLL is turned off and bypassed for test purposes.
When the input frequency is less than the operating frequency of the PLL, appproximately 20MHz, the device will enter
a low power mode. An input frequency detection circuit on the differential inputs, independent from the input buffers,
will detect the low frequency condition and perform the same low power features as when the (PD#) input is low. When
the input frequency increases to greater than approximately 20 MHz, the PLL will be turned back on, the inputs and
outputs will be enabled and PLL will obtain phase lock between the feedback clock pair (FB_INT, FB_INC) and the input
clock pair (CLK_INC, CLK_INT).
The PLL to the
ICS95V857C
clock driver uses the input clocks (CLK_INC, CLK_INT) and the feedback clocks (FB_INT,
FB_INC) provide high-performance, low-skew, low-jitter, output differential clocks (CLKT[0:9], CLKC[0:9]). The
ICS95V857C
is also able to track Spread Spectrum Clock (SSC) for reduced EMI.
The
ICS95V857C
is characterized for operation from 0°C to 85°C, and will meet JEDEC Standard 82-1 and 82-1A Class
A+ for registered DDR clock drivers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS95V857CLLF-T | 2.5V Wide Range Frequency Clock Driver (45MHz - 233MHz) |
| ICS95V860 | 2.5V DDR/Zero Delay Fan Out Buffer (100MHz - 225MHz) |
| ICS95V860YHLF-T | 2.5V DDR/Zero Delay Fan Out Buffer (100MHz - 225MHz) |
| ICS97U2A845A | 1.8V Low-Power Wide-Range Frequency Clock Driver |
| ICS97U2A845AH(LF)-T | 1.8V Low-Power Wide-Range Frequency Clock Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS95V857CLLF-T | 制造商:ICS 制造商全稱:ICS 功能描述:2.5V Wide Range Frequency Clock Driver (45MHz - 233MHz) |
| ICS95V860 | 制造商:ICS 制造商全稱:ICS 功能描述:2.5V DDR/Zero Delay Fan Out Buffer (100MHz - 225MHz) |
| ICS95V860YHLF-T | 制造商:ICS 制造商全稱:ICS 功能描述:2.5V DDR/Zero Delay Fan Out Buffer (100MHz - 225MHz) |
| ICS95VLP857AGLF | 功能描述:IC CLOCK DRIVER 2.5V 48-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ICS95VLP857AGLFT | 功能描述:IC CLOCK DRIVER 2.5V 48-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。