參數(shù)資料
型號: ICS950201YG-T
元件分類: 時鐘產(chǎn)生/分配
英文描述: 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝: 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-56
文件頁數(shù): 3/16頁
文件大?。?/td> 224K
代理商: ICS950201YG-T
11
Integrated
Circuit
Systems, Inc.
ICS950201
0460I—12/13/04
1.
The ICS clock generator is a slave/receiver, I
2C component. It can read back the data stored in the latches for
verification. Read-Back will support Intel PIIX4 "Block-Read" protocol.
2.
The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
3.
The input is operating at 3.3V logic levels.
4.
The data byte format is 8 bit bytes.
5.
To simplify the clock generator I
2C interface, the protocol is set to use only "Block-Writes" from the controller. The bytes
must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been
transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes.
The data is loaded until a Stop sequence is issued.
6.
At power-on, all registers are set to a default condition, as shown.
General I
2C serial interface information
The information in this section assumes familiarity with I
2C programming.
For more information, contact ICS for an I
2C programming application note.
How to Write:
Controller (host) sends a start bit.
Controller (host) sends the write address D2
(H)
ICS clock will
acknowledge
Controller (host) sends a dummy command code
ICS clock will
acknowledge
Controller (host) sends a dummy byte count
ICS clock will
acknowledge
Controller (host) starts sending first byte (Byte 0)
through byte 5
ICS clock will
acknowledge each byte one at a
time.
Controller (host) sends a Stop bit
How to Read:
Controller (host) will send start bit.
Controller (host) sends the read address D3
(H)
ICS clock will
acknowledge
ICS clock will send the
byte count
Controller (host) acknowledges
ICS clock sends first byte
(Byte 0) through byte 6
Controller (host) will need to acknowledge each byte
Controller (host) will send a stop bit
N
otes:
Controller (Host)
ICS (Slave/Receiver)
Start Bit
Address
D2(H)
ACK
Dummy Command Code
ACK
Dummy Byte Count
ACK
Byte 0
ACK
Byte 1
ACK
Byte 2
ACK
Byte 3
ACK
Byte 4
ACK
Byte 5
ACK
Byte 6
ACK
Stop Bit
How to Write:
Controller (Host)
ICS (Slave/Receiver)
Start Bit
Address
D3(H)
ACK
Byte Count
ACK
Byte 0
ACK
Byte 1
ACK
Byte 2
ACK
Byte 3
ACK
Byte 4
ACK
Byte 5
ACK
Byte 6
ACK
Stop Bit
How to Read:
相關PDF資料
PDF描述
ICS950202YFLFT 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS950202YFT 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS950208YFLFT 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS950211YF-T 205 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950211YFLF-T 205 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
相關代理商/技術參數(shù)
參數(shù)描述
ICS950202 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control HubTM for P4TM
ICS950202BF 制造商:Ics 功能描述:PROGRAMMABLE TIMING CONTROL HUB FOR P4
ICS950208 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for P4
ICS950211 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for P4
ICS950211BF 功能描述:IC TIMING CTRL HUB P4 56-SSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:TCH™ 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應商設備封裝:64-TSSOP 包裝:管件