參數(shù)資料
型號(hào): ICS950104
英文描述: Programmable System Clock Chip for PIII Processor
中文描述: 可編程系統(tǒng)時(shí)鐘芯片的PIII處理器
文件頁數(shù): 1/19頁
文件大?。?/td> 222K
代理商: ICS950104
Integrated
Circuit
Systems, Inc.
ICS950104
Third party brands and names are the property of their respective owners.
Block Diagram
950104 Rev - 09/11/01
Functionality
Pin Configuration
48-Pin 300mil SSOP
Recommended Application:
SIS630ST style chipset
Output Features:
1 - CPU clocks @ 2.5V
1 - Pair of differential CPU clocks @ 3.3V
9 - SDRAM @ 3.3V
7 - PCI @3.3V
1 - 48MHz, @3.3V
1 - 24/48MHz @ 3.3V
3 - REF @3.3V, (selectable strength) through I
2
C
Features:
Programmable ouput frequency
Programmable ouput rise/fall time
Programmable CPU, SDRAM, and PCI skew
Real time system reset output
Spread spectrum for EMI control typically
by 7dB to 8dB, with programmable spread percentage
Watchdog timer technology to reset system
if over-clocking causes malfunction
Uses external 14.318MHz crystal
Skew Specifications:
CPU - CPU: <250ps
PCI - PCI: <500ps
SDRAM - SDRAM: <250ps
CPU - SDRAM:<350ps
CPU - PCI: <3ns
Programmable
System Clock Chip for P
III
Processor
Notes:
REF0 can be 1X or 2X strength controlled by I
2
C.
* Internal Pull-up Resistor of 120K to VDD
** Internal Pull-down of 120K to GND
PLL2
PLL1
Spread
Spectrum
48MHz
24_48MHz
PCICLK (5:0)
PCICLK_F
X1
X2
XTAL
OSC
CPU
DIVDER
PCI
DIVDER
Stop
SDATA
SCLK
FS(3:0)
PD#
PCI_STOP#
CPU_STOP#
MODE
MULTSEL
Control
Logic
Config.
Reg.
/ 2
REF(2:0)
CPUCLK
SDRAM (9:0)
SDRAM
Stop
10
6
3
CPUCLKT0
CPUCLKC0
Stop
Advance Information
ADVANCE INFORMATION documents contain information on products
in the formative or design phase development. Characteristic data and
other specifications are design goals. ICS reserves the right to change or
discontinue these products without notice.
CPUCLKC0
CPUCLKT0
VDDCPU
GND
AVDD
X1
X2
**FS0/REF0
VDDREF
**FS1/REF1
REF2
GND
*FS2/PCICLK_F
PCICLK0
PCICLK1
PCICLK2
GND
VDDPCI
PCICLK3
PCICLK4
PCICLK5
AVDD48
**MULTSEL/24_48MHz
**FS3/48MHz
GND
IREF
GND
CPUCLK
VDDL
SDATA
SDRAM_STOP#
SDRAM0
SDRAM1
SDRAM2
SDRAM3
VDD
GND
SDRAM4
SDRAM5
SDRAM6
SDRAM7
GND
VDD
PCI_STOP#
CPU_STOP#
PD#/Vtt_PWRGD
SCLK
GND
*
*
*
#*
I
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
3
S
F
2
S
F
1
S
F
0
S
F
U
)
H
6
6
0
0
1
0
5
1
3
3
1
8
6
0
0
1
0
0
1
3
3
1
8
6
0
9
0
7
0
9
0
9
0
1
1
0
9
2
9
P
C
M
(
M
A
)
H
0
0
0
0
0
0
0
0
6
3
1
3
3
1
0
5
1
3
3
1
8
6
0
9
0
0
1
0
9
7
2
1
0
1
1
3
2
1
2
9
R
D
M
(
1
1
1
1
S
K
L
)
C
H
3
3
3
3
5
3
3
3
4
3
3
3
5
3
3
3
4
3
3
3
0
3
7
3
7
3
3
3
2
3
1
3
I
C
M
(
P
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
相關(guān)PDF資料
PDF描述
ICS950202 Programmable Timing Control HubTM for P4TM
ICS950208 Programmable Timing Control Hub for P4
ICS950211 Programmable Timing Control Hub for P4
ICS950211YFLF-T Programmable Timing Control Hub for P4
ICS950211YGLF-T Programmable Timing Control Hub for P4
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS950104YFT 制造商:ICS 制造商全稱:ICS 功能描述:Programmable System Clock Chip for PIII Processor
ICS950201 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub⑩ for P4⑩
ICS950201AFLF 功能描述:IC TIMING CTRL HUB P4 56-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:TCH™ 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
ICS950201AFLFT 功能描述:IC TIMING CTRL HUB P4 56-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:TCH™ 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
ICS950201AFT-IB0 制造商:Ics 功能描述:ELECTRONIC COMPONENT 制造商:Integrated Device Technology Inc 功能描述:ELECTRONIC COMPONENT