參數(shù)資料
型號: ICS94252YFLF-T
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封裝: 0.300 INCH, LEAD FREE, MO-118, SSOP-48
文件頁數(shù): 12/19頁
文件大小: 136K
代理商: ICS94252YFLF-T
2
ICS94252
0456B—04/12/04
Pin Descriptions
Notes:
1:
Internal Pull-up Resistor of 120K to 3.3V on indicated inputs
2:
Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use
10Kohm resistor to program logic Hi to VDD or GND for logic low.
3:
Internal Pull-down resistor of 120K to GND on indicated inputs.
PIN NUMBER
PIN NAME
TYPE
DESCRIPTION
1,45
VDDL
PWR
Power supply pins, nominal 2.5V
2
IOAPIC
OUT
2.5V clock outputs
4
X1
IN
Crystal input,nominally 14.318MHz.
5
X2
OUT
Crystal output, nominally 14.318MHz.
3, 11, 16, 23,
29, 34, 41, 48
GND
PWR
Ground pins
6, 8, 17, 21, 28,
35, 40
VDD
PWR
Power supply pins, nominal 3.3V
FS0
2, 3
IN
Frequency select pin.
REF0
OUT
14.318 MHz reference clock.
FS1
2, 3
IN
Frequency select pin.
AGP0
OUT
AGP outputs defined as 2X PCI frequency. These may not be
stopped.
10
AGP1
OUT
AGP outputs defined as 2X PCI frequency. These may not be
stopped.
PCICLK_F
OUT
Free running PCICLK not stoped by PCI_STOP#
FS2
1, 3
IN
Frequency select pin.
PCICLK2
OUT
PCI clock output
RESET#
OUT
Real time system reset signal for frequency value or watchdog
timmer timeout. This signal is active low. Output is selectable via I
2C
Byte 5 bit7
19, 14, 13
PCICLK
(4, 1, 0)
OUT
PCI clock outputs.
PCICLK3
OUT
PCI clock output.
MODE
1, 3
IN
Function select pin, 1=Desktop Mode, 0=Mobile Mode.
PD#
1
IN
Asynchronous active low input pin used to power down the device
into a low power state. The internal clocks are disabled and the
VCO and the crystal are stopped. The latency of the power down will
not be greater than 3ms. This pin will be activiated when
PCICLK5
OUT
PCI clock output.
FS3
2, 3
IN
Frequency select pin.
48MHz
OUT
48MHz output clock
24
SCLK
IN
Clock input of I
2C input, 5V tolerant input
PD#
1
IN
Asynchronous active low input pin used to power down the device
into a low power state. The internal clocks are disabled and the
VCO and the crystal are stopped. The latency of the power down will
not be greater than 3ms. This pin will be activiated when
SDRAM12
OUT
SDRAM clock output.
CPU_STOP#
1
IN
This asynchronous input halts CPU, SDRAM, and AGP clocks at
logic "0" level when driven low, the stop selection can be
programmed through I
2C.
SDRAM11
OUT
SDRAM clock output.
PCI_STOP#
1
IN
Stops all PCICLKsbesides the PCICLK_F clocks at logic 0 level,
when input low
SDRAM10
OUT
SDRAM clock output.
30, 31, 32, 33,
36, 37, 38, 39,
42, 43
SDRAM ( 9:0 )
OUT
SDRAM clock outputs.
44
SDATA
IN
Data input for I
2C serial input, 5V tolerant input
46, 47
CPUCLK (1:0)
OUT
2.5V CPU clocks
9
7
27
26
12
25
22
18
20
15
相關(guān)PDF資料
PDF描述
ICS950104YFT 166 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS950201YFT 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950201YFT 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950201YF-T 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950201YGLF-T 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS948AI147L 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW, 1-TO-12 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
ICS950104 制造商:ICS 制造商全稱:ICS 功能描述:Programmable System Clock Chip for PIII Processor
ICS950104YFT 制造商:ICS 制造商全稱:ICS 功能描述:Programmable System Clock Chip for PIII Processor
ICS950201 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub⑩ for P4⑩
ICS950201AFLF 功能描述:IC TIMING CTRL HUB P4 56-SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:TCH™ 標準包裝:1 系列:- 類型:時鐘/頻率發(fā)生器,多路復用器 PLL:是 主要目的:存儲器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6