參數(shù)資料
型號(hào): ICS94236YF-T
元件分類(lèi): 時(shí)鐘產(chǎn)生/分配
英文描述: 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封裝: 0.300 INCH, MO-118, SSOP-48
文件頁(yè)數(shù): 1/17頁(yè)
文件大?。?/td> 142K
代理商: ICS94236YF-T
Integrated
Circuit
Systems, Inc.
ICS94236
0451A—01/10/03
Block Diagram
Functionality
Pin Configuration
48-Pin 300mil SSOP
Recommended Application:
VIA KX/KT133 style chipset
Output Features:
1 - Differential pair open drain CPU clocks
1 - CPU clock @ 3.3V
13 - SDRAM @ 3.3V
6 - PCI @3.3V,
1 - 48MHz, @3.3V fixed.
1 - 24/48MHz @ 3.3V
2 - REF @3.3V, 14.318MHz.
Features:
Programmable ouput frequency.
Programmable ouput rise/fall time.
Programmable PCI_F and PCICLK skew.
Spread spectrum for EMI control typically
by 7dB to 8dB,
with programmable spread percentage.
Watchdog timer technology to reset system
if over-clocking causes malfunction.
Uses external 14.318MHz crystal.
FS pins for frequency select
Programmable System Clock Chip for AMD - K7 processor
*
Internal Pull-up Resistor of 120K to VDD.
**
Internal Pull-down Resistor of 120K to GND.
1
Internal Pull-down Resistor of 60K to GND.
VDDREF
REF0
GND
X1
X2
VDDPCI
FS4/PCICLK_F
**FS3/PCICLK0
GND
*SEL24_48#/PCICLK1
PCICLK2
PCICLK3
PCICLK4
VDDPCI
BUFFER IN
GND
SDRAM11
SDRAM10
VDDSDR
SDRAM9
SDRAM8
GND
SDATA
SCLK
1
REF1/FS2**
GND
CPUCLK
GND
CPUCLKC0
CPUCLKT0
VDDCPU
PD#*
SDRAM_OUT
GND
SDRAM0
SDRAM1
VDDSDR
SDRAM2
SDRAM3
GND
SDRAM4
SDRAM5
VDDSDR
SDRAM6
SDRAM7
VDD48
48MHz/FS0*
24/48MHz/FS1**
ICS94236
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
3
S
F2
S
F1
S
F0
S
F
U
P
C
)
z
H
M
(
K
L
C
I
C
P
)
z
H
M
(
0000
0
.
5
97
6
.
1
3
000
1
0
.
0
13
3
.
3
00
1
0
.
2
0
10
0
.
4
3
00
11
0
.
5
0
10
0
.
5
3
01
0
.
0
1
17
6
.
6
3
01
0
.
3
1
17
6
.
7
3
01
1
0
.
5
1
13
3
.
8
3
0
111
0
.
0
2
10
0
.
0
4
1
000
3
.
3
13
3
.
3
10
0
1
0
.
5
3
15
7
.
3
10
0
.
7
3
15
2
.
4
3
10
1
0
.
9
3
15
7
.
4
3
11
00
0
.
1
4
15
2
.
5
3
11
0
1
0
.
3
4
15
7
.
5
3
111
0
.
5
4
15
2
.
6
3
1111
0
.
0
5
10
5
.
7
3
SEL24_48#
BUFFER IN
PLL2
PLL1
Spread
Spectrum
48MHz
24_48MHz
SDRAM (11:0)
PCICLK (4:0)
PCICLK_F
SDRAM_OUT
CPUCLKT0
CPUCLK
CPUCLKC0
X1
X2
XTAL
OSC
CPU
DIVDER
PCI
DIVDER
SDATA
SCLK
FS (4:0)
PD#
Control
Logic
Config.
Reg.
/ 2
REF (1:0)
SDRAM
DRIVER
* 16 additional frequency selectables via FS4, refer to page5
for frequency table.
相關(guān)PDF資料
PDF描述
ICS94236YFLF-T 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS94252YFLF-T 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS950104YFT 166 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS950201YFT 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950201YFT 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS94241 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Programmable TCH⑩ for Differential PIII⑩ Processor
ICS94241FLF-T 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Programmable TCH⑩ for Differential PIII⑩ Processor
ICS948AI147L 制造商:ICS 制造商全稱(chēng):ICS 功能描述:LOW SKEW, 1-TO-12 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
ICS950104 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Programmable System Clock Chip for PIII Processor
ICS950104YFT 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Programmable System Clock Chip for PIII Processor