- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67706 > ICS9248YG-92 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS9248YG-92 |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, TSSOP-48 |
| 文件頁數(shù)： | 1/14頁 |
| 文件大?。?/td> | 341K |
| 代理商： | ICS9248YG-92 |
Integrated
Circuit
Systems, Inc.
Features
ICS9248-92
Block Diagram
Mobile Pentium II
TM
System Clock Chip
9248-92 Rev E 02/21/01
Pentium is a trademark on Intel Corporation.
Generates system clocks for CPU, SDRAM, PCI, plus
14.318 MHz REF(0:2), USB, Plus Super I/O
I2C serial configuration interface provides output clock
disabling and other functions
MODE input pin selects optional power management
input control pins
Two fixed outputs separately selectable as 24 or 48MHz
2.5V outputs: CPU
3.3V outputs: SDRAM, PCI, REF, 48/24 MHz
No power supply sequence requirements
Uses external 14.318MHz crystal
48 pin 240 mil TSSOP package
Output enable register
for serial port control:
1 = enable
0 = disable
General Description:
Features include two strong CPU, seven PCI and eight SDRAM
clocks. Three reference outputs are available equal to the
crystal frequency. Stronger drive CPUCLK outputs typically
provide greater than 1 V/ns slew rate into 20pF loads. This
device meets rise and fall requirements with 2 loads per CPU
output (ie, one clock to CPU and NB chipset, one clock to two
L2 cache inputs).
PWR_DWN# pin allows low power mode by stopping crystal
OSC and PLL stages. For optional power management,
CPU_STOP# can stop CPU (0:1) clocks and PCI_STOP# will
stop PCICLK (0:5) clocks
PCICLK outputs typically provide better than 1V/ns slew rate
into 30pF loads while maintaining 50±5% duty cycle. The REF
clock outputs typically provide better than 0.5V/ns slew rates.
The ICS9248-92 accepts a 14.318MHz reference crystal or
clock as its input and runs on a 3.3V core supply.
Functionality
Crystal (X1, X2) = 14.31818 MHz
Pin Configuration
48-Pin TSSOP 240 mil Package
L
E
S
#
6
/
0
1
K
L
C
U
P
C
)
z
H
M
(
K
L
C
I
C
P
)
z
H
M
(
06
.
6
63
.
3
10
0
13
.
3
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.
RecommendedApplication:
The ICS9248-92 is a fully compliant timing solution for the
Intel mobile 440BX/MX chipset requirements.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9250YF-08 | 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS9250YF-08LF | 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS9250YF-08LF | 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS9250YF-14-T | 149.69 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS9250YF-PPP-T | 149.69 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9250-08 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩ |
| ICS9250-09 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for PENTIUM II Systems |
| ICS9250-10 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Pentium II Systems |
| ICS9250-11 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for PENTIUM II/III Systems |
| ICS9250-12 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for PENTIUM II/III Systems |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。