- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360778 > ICS9148yF-10 Pentium/ProTM System Clock Chip PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS9148yF-10 |
| 英文描述： | Pentium/ProTM System Clock Chip |
| 中文描述： | 奔騰/ ProTM系統(tǒng)時(shí)鐘芯片 |
| 文件頁(yè)數(shù)： | 5/16頁(yè) |
| 文件大?。?/td> | 691K |
| 代理商： | ICS9148YF-10 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
5
ICS9148-02
CPU 3.3_2.5#
This Input pin controls the CPU and IOAPIC output buffer
strength for skew matching CPU and SDRAM outputs to
compensate for the external VDDL supply condition. It is
important to use this function when selecting power supply
requirements for VDDL1,2. A logic 0 (ground) will indicate
2.5V operation and a logic 1 will indicate 3.3V operation.
This pin has an internal pullup resistor to VDD.
PWR_DWN#
This is an asynchronous active Low Input pin used to Power
Down the device into a Low Power state by not removing the
power supply. The internal Clocks are disabled and the VCO
and Crystal are stopped. Powered Down will also place all
the Outputs in a low state at the end of their current cycle.
The latency of Power Down will not be greater than 3ms. The
I
2
C inputs will be Tri-Stated and the device will retain all
programming information. This input pin only valid when
MODE=0 (Power Management Mode)
CPU_STOP#
This is a synchronous active Low Input pin used to stop the
CPUCLK clocks in an active low state. All other Clocks
including SDRAM clocks will continue to run while this
function is enabled. The CPUCLKs will have a turn ON
latency of at least 3 CPU clocks. This input pin only valid
when MODE=0 (Power Management Mode)
PCI_STOP#
This is a synchronous active Low Input pin used to stop the
PCICLK clocks in an active low state. It will not effect
PCICLK_F nor any other outputs. This input pin only valid
when MODE=0 (Power Management Mode)
I
2
C
The SDATA and SCLOCK Inputs are use to program the
device. The clock generator is a slave-receiver device in the
I
2
C protocol. It will allow read-back of the registers. See
configuration map for register functions. The I
2
C
specification in Philips I
2
C Peripherals Data Handbook
(1996) should be followed.
Technical Pin Function Descriptions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9148yF-111 | Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148B-04 | Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148G-12 | Pentium/ProTM System Clock Chip |
| ICS9148yF-17-T | Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148-60 | Pentium/ProTM System Clock Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9148YF-111 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148YF-12 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9148YF-17-T | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148YF-36 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| ICS9148YF-46 | 制造商:ICS 制造商全稱(chēng):ICS 功能描述:Pentium/ProTM System Clock Chip |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。