- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360778 > ICS9148F-03 Frequency Generator & Integrated Buffers for PENTIUM/ProTM PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS9148F-03 |
| 英文描述： | Frequency Generator & Integrated Buffers for PENTIUM/ProTM |
| 中文描述： | 頻率發(fā)生器 |
| 文件頁(yè)數(shù)： | 7/16頁(yè) |
| 文件大?。?/td> | 691K |
| 代理商： | ICS9148F-03 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
7
ICS9148-02
Notes:
1. TCLK is a test clock driven on the X1 (crystal in pin) input during test mode.
y
n
o
n
u
F
U
P
C
,
C
_
C
I
H
P
F
Z
P
M
A
R
D
S
F
E
R
C
I
P
A
O
I
z
n
H
M
4
2
o
S
I
H
z
n
H
M
8
4
o
S
I
H
e
Z
-
I
H
-
Z
-
I
H
Z
-
I
H
Z
-
I
H
Z
-
Z
-
e
d
o
m
t
T
2
K
L
C
T
1
4
K
L
C
T
1
2
K
L
C
T
1
K
L
C
T
1
K
L
C
T
1
4
K
L
C
T
1
2
K
L
C
T
1
Byte 1: CPU, 24/48 MHz Clock Register
Notes:
1 = Enabled; 0 = Disabled, outputs held low
Byte 2: PCICLK Clock Register
Byte 4: SDRAM Clock Register
Notes:
1 = Enabled; 0 = Disabled, outputs held low
Notes:
1 = Enabled; 0 = Disabled, outputs held low
T
I
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
#
N
-
8
6
1
1
1
1
1
9
I
P
D
W
1
1
1
1
1
1
1
1
P
N
O
I
T
P
I
R
C
S
E
D
d
_
K
K
K
K
K
K
K
7
6
5
4
3
2
1
0
e
v
R
I
C
P
I
C
P
I
C
P
I
C
P
I
C
P
I
C
P
I
C
P
)
a
)
a
)
a
)
a
)
a
)
a
)
a
n
A
n
A
n
A
n
A
n
A
n
A
n
A
(
F
L
L
L
L
L
L
L
C
C
C
C
C
C
C
(
(
(
(
(
(
5
4
3
2
1
0
4
3
2
1
T
I
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
#
N
-
-
-
-
-
-
-
-
I
P
D
W
1
1
1
1
1
1
1
1
P
N
O
I
T
P
I
R
C
S
E
D
d
d
d
d
d
d
d
d
7
6
5
4
3
2
1
0
e
e
e
e
e
e
e
e
v
R
v
R
v
R
v
R
v
R
v
R
v
R
v
R
T
I
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
#
N
3
2
2
2
-
-
3
9
3
4
2
4
I
P
D
W
1
1
1
1
1
1
1
1
P
N
O
)
a
)
a
I
T
P
I
n
A
n
A
R
(
(
C
S
z
z
E
H
H
d
d
K
K
K
K
D
M
M
e
e
L
L
L
L
7
6
5
4
3
2
1
0
4
4
2
4
2
4
v
R
v
R
U
P
C
U
P
C
U
P
C
U
P
C
8
)
a
)
a
)
a
)
a
n
A
n
A
n
A
n
A
(
(
(
(
3
2
1
0
C
C
C
C
1
Byte 3: SDRAM Clock Register
Notes:
1 = Enabled; 0 = Disabled, outputs held low
T
I
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
#
N
6
2
7
2
9
2
0
3
2
3
3
3
6
3
I
P
D
W
1
1
1
1
1
1
1
1
P
N
O
I
T
)
a
)
a
)
a
)
a
)
a
)
a
)
a
)
a
P
I
R
C
n
A
n
A
n
A
n
A
n
A
n
A
n
A
n
A
(
S
E
(
(
(
(
(
(
D
7
6
5
4
3
2
(
0
7
6
5
4
3
2
1
0
M
M
M
M
M
M
M
M
A
A
A
A
A
A
A
A
R
R
R
R
R
R
R
R
D
D
D
D
D
D
D
D
S
S
S
S
S
S
S
S
3
5
Select Functions
Note:
PWD = Power-Up Default
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS9148F-11 | Frequency Generator & Integrated Buffers for PENTIUMTM |
| ICS9148F-13 | Frequency Generator & Integrated Buffers for PENTIUMTM |
| ICS9148F-18 | VARISTOR BLOCK 275VRMS 32MM |
| ICS9148F-20 | VARISTOR BLOCK 550VRMS 32MM |
| ICS9148F-26 | CAP CERM 1.0UF 6.3V X5R 10% 0603 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS9148F05 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| ICS9148F06 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| ICS9148F-08 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU System Clock Generator |
| ICS9148F-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU System Clock Generator |
| ICS9148F-11 | 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUMTM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。