參數(shù)資料
型號(hào): ICS8745AYT
元件分類: 時(shí)鐘及定時(shí)
英文描述: PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
封裝: 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32
文件頁數(shù): 2/15頁
文件大?。?/td> 198K
代理商: ICS8745AYT
8745AY
www.icst.com/products/hiperclocks.html
REV. E APRIL 14, 2003
10
Integrated
Circuit
Systems, Inc.
ICS8745
1:5 DIFFERENTIAL-TO-LVDS
ZERO DELAY CLOCK GENERATOR
FIGURE 5A. ICS8745 LVDS ZERO DELAY BUFFER SCHEMATIC EXAMPLE
LAYOUT GUIDELINE
The schematic of the ICS8745 layout example is shown in
Figure 5A. The ICS8745 recommended PCB board layout for
this example is shown in
Figure 5B. This layout example is
used as a general guideline. The layout in the actual system
U3
8745
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
32
31
30
29
28
27
26
25
SEL0
SEL1
CLK0
nCLK0
CLK1
nCLK1
CLK_SEL
MR
VD
D
nFB
_
IN
FB_I
N
SEL
2
GND
nQ
0
Q0
V
DDO
nQ1
Q1
GND
nQ2
Q2
VDDO
nQ3
Q3
VD
D
PL
L
_
SEL
V
DDA
SEL
3
V
DDO
Q4
nQ
4
GND
SP = Space (i.e. not intstalled)
C16
10u
CLK_SEL
C2
0.1uF
VDDO=3.3V
C11
0.01u
RD3
SP
VDD
(U1-9)
VDD=3.3V
SEL[3:0] = 0101,
Divide by 2
RU3
1K
Zo = 50 Ohm
(77.76 MHz)
RU4
1K
RU5
SP
SEL0
RD4
SP
(155.5 MHz)
SEL2
RU6
1K
C4
0.1uF
C1
0.1uF
RU7
SP
3.3V PECL Driver
CLK_SEL
RD2
1K
RD5
1K
VDDO
SEL1
VDDO
(U1-28)
SEL
3
R8A
50
R7
10
R9
50
Zo = 50 Ohm
R2
100
Decoupling capacitor located near the power pins
R10
50
SEL3
RU2
SP
RD6
SP
R4
100
VDD
SEL0
(U1-32)
SEL2
C6
0.1uF
RD7
1K
Zo = 50 Ohm
SEL1
3.3V
(U1-16)
PLL_SEL
VDD
VDDA
(U1-22)
C5
0.1uF
PL
L
_
SEL
Zo = 50 Ohm
LVDS_input
+
-
will depend on the selected component types, the density of
the components, the density of the traces, and the stack up
of the P.C. board.
相關(guān)PDF資料
PDF描述
ICS8745BM-21LFT 8745 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
ICS8745BM-21LF 8745 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
ICS8745BM-21T 8745 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
ICS8745BMI-21LF 8745 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
ICS8745BMI-21 8745 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS8745BM-21LF 功能描述:IC CLK GEN ZD DIFF-LVDS 20-SOIC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ICS8745BM-21LFT 功能描述:IC CLK GEN 1:1 DIFF-LVDS 20-SOIC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS8745BMI-21LF 功能描述:IC CLK GEN 1:1 DIFF-LVDS 20-SOIC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ICS8745BMI-21LFT 功能描述:IC CLK GEN 1:1 DIFF-LVDS 20-SOIC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS8745BY 制造商:ICS 功能描述: 制造商:Integrated Device Technology Inc 功能描述: 制造商:Integrated Device Technology Inc 功能描述:8745 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32