參數(shù)資料
型號(hào)： ICS843321AGI-12LF
廠商： IDT, Integrated Device Technology Inc
文件頁(yè)數(shù)： 13/14頁(yè)
文件大?。?/td> 0K
描述： IC SYNTHESIZER CLK SONET 8TSSOP
標(biāo)準(zhǔn)包裝： 96
系列： HiPerClockS™, FemtoClock™
類型： 時(shí)鐘發(fā)生器
PLL： 是
輸入： 晶體
輸出： LVPECL
電路數(shù)： 1
比率 - 輸入:輸出： 1:1
差分 - 輸入:輸出： 無(wú)/是
頻率 - 最大： 622.08MHz
除法器/乘法器： 是/無(wú)
電源電壓： 2.375 V ~ 3.465 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 8-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 8-TSSOP
包裝： 管件
ICS843321I-12
FEMTOCLOCKCRYSTAL-TO-3.3V, 2.5V LVPECL CLOCK GENERATOR
IDT / ICS 3.3V, 2.5V LVPECL CLOCK GENERATOR
8
ICS843321AGI-12 REV. A FEBRUARY 27, 2009
LVCMOS to XTAL Interface
The XTAL_IN input can accept a single-ended LVCMOS signal
through an AC coupling capacitor. A general interface diagram is
shown in Figure 3. The XTAL_OUT pin can be left floating. The
input edge rate can be as slow as 10ns. For LVCMOS signals, it is
recommended that the amplitude be reduced from full swing to half
swing in order to prevent signal interference with the power rail and
to reduce noise. This configuration requires that the output
impedance of the driver (Ro) plus the series resistance (Rs) equals
the transmission line impedance. In addition, matched termination
at the crystal input will attenuate the signal in half. This can be
done in one of two ways. First, R1 and R2 in parallel should equal
the transmission line impedance. For most 50
applications, R1
and R2 can be 100
. This can also be accomplished by removing
R1 and making R2 50
.
Figure 3. General Diagram for LVCMOS Driver to XTAL Input Interface
Termination for 3.3V LVPECL Outputs
The clock layout topology shown below is a typical termination for
LVPECL outputs. The two different layouts mentioned are
recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that
generate ECL/LVPECL compatible outputs. Therefore, terminating
resistors (DC current path to ground) or current sources must be
used for functionality. These outputs are designed to drive 50
transmission lines. Matched impedance techniques should be
used to maximize operating frequency and minimize signal
distortion. Figures 4A and 4B show two different layouts which are
recommended only as guidelines. Other suitable clock layouts may
exist and it would be recommended that the board designers
simulate to guarantee compatibility across all printed circuit and
clock component process variations.
Figure 4A. 3.3V LVPECL Output Termination
Figure 4B. 3.3V LVPECL Output Termination
XTAL_IN
XTAL_OUT
Ro
Rs
Zo = Ro + Rs
50
0.1f
R1
R2
VCC
V
CC - 2V
50
50
RTT
Z
o = 50
Z
o = 50
FOUT
FIN
RTT =
Z
o
1
((V
OH + VOL) / (VCC – 2)) – 2
3.3V
125
125
84
84
Z
o = 50
Z
o = 50
FOUT
FIN
相關(guān)PDF資料
PDF描述
ICS843S1333DGLF IC CLK SYNTHESIZER 8TSSOP
ICS844003BG-01LF IC SYNTHESIZER 3LVDS 24-ETSSOP
ICS844008AKI-46LFT IC CLK GEN 8LVDS 32-VFQFPN
ICS844008BYI-15LFT IC SYNTHESIZER 8LVDS 32-LQFP
ICS844031BGI-01LF IC CLK GEN ETHERNET 8TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS843321AGI-12LFT 功能描述:IC SYNTHESIZER CLK SONET 8TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
ICS843321AGI-12T 制造商:Integrated Device Technology Inc 功能描述:IC SYNTHESIZER CLK SONET 8TSSOP
ICS843404 制造商:ICS 制造商全稱:ICS 功能描述:LVCMOS/CRYSTAL-TO-3.3V LVPECL AND LVDS CLOCK GENERATOR
ICS843404AG 制造商:ICS 制造商全稱:ICS 功能描述:LVCMOS/CRYSTAL-TO-3.3V LVPECL AND LVDS CLOCK GENERATOR
ICS843404AGLF 制造商:ICS 制造商全稱:ICS 功能描述:LVCMOS/CRYSTAL-TO-3.3V LVPECL AND LVDS CLOCK GENERATOR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*