- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360771 > ICS843101I-100 FEMTOCLOCKS⑩ CRYSTAL-TO-LVPECL 100MHZ FREQUENCY MARGINING SYNTHESIZER PDF資料下載
參數(shù)資料
| 型號： | ICS843101I-100 |
| 英文描述： | FEMTOCLOCKS⑩ CRYSTAL-TO-LVPECL 100MHZ FREQUENCY MARGINING SYNTHESIZER |
| 中文描述： | FEMTOCLOCKS⑩晶體到的LVPECL 100MHZ輸出頻率裕合成器 |
| 文件頁數(shù)： | 2/17頁 |
| 文件大?。?/td> | 243K |
| 代理商： | ICS843101I-100 |
843101AGI-100
www.icst.com/products/hiperclocks.html
REV. A OCTOBER 20, 2005
2
Integrated
Circuit
Systems, Inc.
ICS843101I-100
F
EMTO
C
LOCKS
C
RYSTAL
-
TO
-LVPECL
100MH
Z
F
REQUENCY
M
ARGINING
S
YNTHESIZER
PRELIMINARY
F
UNCTIONAL
D
ESCRIPTION
The ICS843101I-100 features a fully integrated PLL and
therefore requires no external components for setting the
loop bandwidth. A 24MHz fundamental crystal is used as
the input to the on chip oscillator. The output of the oscilla-
tor is fed into the pre-divider. In frequency margining mode,
the 24MHz crystal frequency is divided by 2 and a 12MHz
reference frequency is applied to the phase detector. The
VCO of the PLL operates over a range of 540MHz to
680MHz. The output of the M divider is also applied to the
phase detector.
The default mode for the ICS843101I-100 is 100MHz output
frequency using a 24MHz crystal. The output frequency
can be changed by placing the device into the margining
mode using the mode pin and using the serial interface to
program the M feedback divider. Frequency margining
mode operation occurs when the MODE input is HIGH. The
phase detector and the M divider force the VCO output fre-
quency to be M times the reference frequency by adjusting
the VCO control voltage. Note that for some values of M
(either too high or too low), the PLL will not achieve lock. The
output of the VCO is scaled by an output divider prior to
being sent to the LVPECL output buffer. The divider provides
a 50% output duty cycle. The relationship between the crys-
tal input frequency, the M divider, the VCO frequency and
the output frequency is provided in Table 1. When changing
back from frequency margining mode to nominal mode, the
device will return to the default nominal configuration that
will provide 100MHz output frequency.
Serial operation occurs when S_LOAD is HIGH. Serial data
can be loaded in either the default mode or the frequency
margining mode. The 6-bit shift register is loaded by samp-
ling the S_DATA bits with the rising edge of S_CLOCK.
After shifting in the 6-bit M divider value, S_LOAD is
transitioned from HIGH to LOW which latches the contents
of the shift-register into the M divider control register.
When S_LOAD is LOW, any transitions of S_CLOCK or
S_DATA are ignored.
T
ABLE
1. F
REQUENCY
M
ARGIN
F
UNCTION
T
ABLE
F
IGURE
1. S
ERIAL
L
OAD
O
PERATIONS
Time
S
ERIAL
L
OADING
t
S
t
H
M5
M4
M3
M2
M1
M0
t
S
S_CLOCK
S_DATA
S_LOAD
L
A
H
T
X
M
(
)
r
e
d
D
)
P
(
-
r
P
e
M
c
(
n
y
e
c
r
e
R
u
q
)
H
n
e
e
r
F
k
c
M
(
a
r
b
e
d
e
e
F
d
D
)
a
D
a
n
B
-
M
(
)
r
O
)
H
C
V
M
(
t
(
u
r
p
e
t
u
O
d
D
)
N
t
c
u
n
)
H
0
9
2
9
4
9
6
9
8
9
0
0
1
0
1
4
0
1
0
1
0
1
1
1
p
e
t
u
u
q
M
O
e
r
y
F
(
e
g
n
a
h
C
%
4
4
4
4
4
4
4
4
4
4
4
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
1
1
1
1
1
1
1
1
1
1
5
6
7
8
9
0
1
2
3
4
5
4
4
4
4
4
5
5
5
5
5
5
1
0
1
0
1
0
1
0
1
0
1
0
1
1
0
0
1
1
0
0
1
1
1
1
1
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
2
4
6
8
0
2
4
6
8
0
4
5
6
7
8
0
1
2
3
4
6
5
5
5
5
5
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
0
0
0
0
0
l
n
m
0
0
0
0
0
1
1
e
d
o
M
o
N
2
6
8
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS843101IAG-100 | FEMTOCLOCKS⑩ CRYSTAL-TO-LVPECL 100MHZ FREQUENCY MARGINING SYNTHESIZER |
| ICS843101IAG-100LF | FEMTOCLOCKS⑩ CRYSTAL-TO-LVPECL 100MHZ FREQUENCY MARGINING SYNTHESIZER |
| ICS843101IAG-100LFT | FEMTOCLOCKS⑩ CRYSTAL-TO-LVPECL 100MHZ FREQUENCY MARGINING SYNTHESIZER |
| ICS843101IAG-100T | FEMTOCLOCKS⑩ CRYSTAL-TO-LVPECL 100MHZ FREQUENCY MARGINING SYNTHESIZER |
| ICS84314-02 | 700MHZ, CRYSTAL-TO-3.3V/2.5V LVPECL FREQUENCY SYNTHESIZER W/FANOUT BUFFER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS843101I-312 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO-LVPECL 312.5MHZ FREQUENCY MARGINING SYNTHESIZER |
| ICS843101IAG-100 | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS? CRYSTAL-TO-LVPECL 100MHZ FREQUENCY MARGINING SYNTHESIZER |
| ICS843101IAG-100LF | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS⑩ CRYSTAL-TO-LVPECL 100MHZ FREQUENCY MARGINING SYNTHESIZER |
| ICS843101IAG-100LFT | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS? CRYSTAL-TO-LVPECL 100MHZ FREQUENCY MARGINING SYNTHESIZER |
| ICS843101IAG-100T | 制造商:ICS 制造商全稱:ICS 功能描述:FEMTOCLOCKS? CRYSTAL-TO-LVPECL 100MHZ FREQUENCY MARGINING SYNTHESIZER |
發(fā)布緊急采購，3分鐘左右您將得到回復。