- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67688 > ICS843002BKI-72LFT (INTEGRATED DEVICE TECHNOLOGY INC) 122.88 MHz, OTHER CLOCK GENERATOR, QCC32 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS843002BKI-72LFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 122.88 MHz, OTHER CLOCK GENERATOR, QCC32 |
| 封裝： | 5 X 5 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-220VHHD, VFQFN-32 |
| 文件頁數(shù)： | 1/18頁 |
| 文件大?。?/td> | 296K |
| 代理商： | ICS843002BKI-72LFT |
FEMTOCLOCKS VCXO BASED WCDMA
CLOCK GENERATOR/JITTER ATTENUATOR
ICS843002I-72
IDT / ICS WCDMA CLOCK GENERATOR/JITTER ATTENUATOR
1
ICS843002BKI-72 REV. A NOVEMBER 21, 2007
GENERAL DESCRIPTION
The
ICS843002I-72
is
a
member
of
the
HiperClockS family of high perfor mance clock
solutions from IDT. The ICS843002I-72 is a
PLL based synchronous clock generator that is
optimized for WCDMA channel card applications
where jitter attenuation and frequency translation is needed.
The device contains two internal PLL stages that are cascaded
in series. The first PLL stage uses a VCXO which is optimized
to provide reference clock jitter attenuation and to be jitter
tolerant, and to provide a stable reference clock for the second
PLL stage. The second PLL stage provides additional frequency
multiplication (x32), and it maintains low output jitter by using a
low phase noise FemtoClock VCO. The device performance
and the PLL multiplication ratios are optimized to support
WCDMA applications. The VCXO requires the use of an
external, inexpensive pullable crystal. VCXO PLL uses external
passive loop filter components which are used to optimize the
PLL loop bandwidth and damping characteristics for the given
application.
The ICS843002I-72 can accept a single-ended input. LOCK_DT
reports the lock status of VCXO PLL loop. If the reference clock
input is lost, it will set LOCK_DT to logic LOW.
Typical ICS843002I-72 configuration in WCDMA Systems:
19.2MHz pullable crystal
Input Reference clock frequency: 3.84MHz
Output clock frequency: 122.88MHz
PIN ASSIGNMENT
FEATURES
Two differential LVPECL outputs
CLK input accepts the following input levels:
LVCMOS or LVTTL levels
Output frequency: 122.88MHz (typical)
FemtoClock VCO frequency range: 490MHz - 680MHz
RMS phase jitter @ 122.88MHz, using a 19.2MHz crystal
(1.875MHz to 10MHz): 0.49ps (typical)
Deterministic jitter: 30fs (typical)
Random jitter, RMS: 2.2ps (typical)
Full 3.3V or mixed 3.3V core/2.5V output supply voltage
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
HiPerClockS
ICS
ICS843002I-72
32-Lead VFQFN
5mm x 5mm x 0.925 package body
K Package
Top View
32 31 30 29 28 27 26 25
9 10 11 12 13 14 15 16
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
LOCK_DT
VEE
VCC
VCCO
nQ1
Q1
VEE
V
EE
V
EE
nOE
V
CCA
V
EE
V
CCO
Q0
nQ0
nc
V
EE
V
EE
V
CC
V
CC
V
CC
XT
AL_OUT
XT
AL_IN
LF1
LF0
ISET
VCC
VEE
CLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS843002CY-31T-LF | 700 MHz, OTHER CLOCK GENERATOR, PQFP64 |
| ICS843002CY-31LFT | 700 MHz, OTHER CLOCK GENERATOR, PQFP64 |
| ICS843002CY-31T | 700 MHz, OTHER CLOCK GENERATOR, PQFP64 |
| ICS843003AGLF | 700 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| ICS843004AG-01LFT | 156.25 MHz, OTHER CLOCK GENERATOR, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS843002BY-31LF | 功能描述:IC SYNTHESIZER LVPECL 64-TQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件 |
| ICS843002BY-31LFT | 功能描述:IC SYNTHESIZER LVPECL 64-TQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件 |
| ICS843002CY31 | 制造商:ICS 制造商全稱:ICS 功能描述:700MHZ FEMTOCLOCKS? VCXO BASED FREQUENCY TRANSLATOR AND JITTER ATTENUATOR |
| ICS843002CY-31 | 制造商:ICS 制造商全稱:ICS 功能描述:700MHZ FEMTOCLOCKS? VCXO BASED FREQUENCY TRANSLATOR AND JITTER ATTENUATOR |
| ICS843002CY-31LF | 功能描述:IC SYNTHESIZER LVPECL 64-TQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™, FemtoClock™ 標(biāo)準(zhǔn)包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。