- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8975 > ICS8427DY-02LFT (IDT, Integrated Device Technology Inc)IC SYNTHESIZER 500MHZ 32-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS8427DY-02LFT |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 12/23頁 |
| 文件大小： | 0K |
| 描述： | IC SYNTHESIZER 500MHZ 32-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | HiPerClockS™ |
| 類型： | 頻率合成器 |
| PLL： | 帶旁路 |
| 輸入： | 晶體 |
| 輸出： | LVHSTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:6 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 500MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.375 V ~ 2.625 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-LQFP |
| 供應(yīng)商設(shè)備封裝： | 32-TQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | 8427DY-02LFT |
IDT / ICS LVHSTL FREQUENCY SYNTHESIZER
2
ICS8427DY-02 REV A OCTOBER 13, 2006
ICS8427-02
500MHZ, LOW JITTER, LVCMOS/CRYSSTAL-TO-LVHSTL FREQUENCY SYNTHESIZER
NOTE: The functional description that follows describes op-
eration using a 16.6667MHz crystal. Valid PLL loop divider
values for different crystal or input frequencies are defined in
the Input Frequency Characteristics, Table 6 NOTE 1.
The ICS8427-02 features a fully integrated PLL and therefore
requires no external components for setting the loop bandwidth.
A parallel-resonant, fundamental crystal is used as the input to
the on-chip oscillator. The output of the oscillator is divided by 16
prior to the phase detector. With a 16.6667MHz crystal, this pro-
vides a 1.0417MHz reference frequency. The VCO of the PLL
operates over a range of 250MHz to 500MHz. The output of the
M divider is also applied to the phase detector.
The phase detector and the M divider force the VCO output fre-
quency to be 2M times the reference frequency by adjusting
the VCO control voltage. Note that for some values of M (either too
high or too low), the PLL will not achieve lock. The output of the
VCO is scaled by a divider prior to being sent to each of the LVPECL
output buffers. The divider provides a 50% output duty cycle.
The ICS8427-02 powers up by default to 200MHz output fre-
quency, using a 16.6667MHz crystal (M = 192, N = 2). The
output frequency can be changed after power-up by using the
serial interface to program the M feedback divider and the N
output divider.
The relationship between the VCO frequency, the crystal fre-
quency and the M divider is defined as follows:
The M value and the required values of M0 through M8 are shown
in Table 3B, Programmable VCO Frequency Function Table. Valid
M values for which the PLL will achieve lock for a 16.6667MHz
reference are defined as 120
≤ M ≤ 240. The frequency out is
defined as follows:
Serial operation occurs when S_LOAD is LOW. The shift
register is loaded by sampling the S_DATA bits with the rising
edge of S_CLOCK. The contents of the shift register are loaded
into the M divider and N output divider when S_LOAD transi-
tions from LOW-to-HIGH. The M divide and N output
divide values are latched on the HIGH-to-LOW transition of
S_LOAD. If S_LOAD is held HIGH, data at the S_DATA input is
passed directly to the M divider and N outputdivider on each
rising edge of S_CLOCK. The serial mode can be used to pro-
gram the M and N bits and test bits T1 and T0. The internal
registers T0 and T1 determine the state of the TEST output
as follows:
FUNCTIONAL DESCRIPTION
N
fout = fVCO =
16
2M
fxtal x
N
16
fVCO =
fxtal x 2M
T1
T0
TEST Output
00
LOW
0
1
S_Data, Shift Register Input
1
0
Output of M divider
1
CMOS Fout
FIGURE 1. SERIAL LOAD OPERATIONS
t
S
t
H
t
S
Time
S_CLOCK
S_DATA
S_LOAD
NOTE: Default Output Frequency, using a 16.6667MHz crystal
on power-up = 200MHz (M = 192, N = 2) SSC off
T1
T0
N2
N1
N0
M8
M7
M6
M5
M4
M3
M2
M1
M0
SSC
(Power-up
Default)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI5367C-C-GQR | IC CLOCK MULTIPLIER PROG 100TQFP |
| VE-2NB-MW-F2 | CONVERTER MOD DC/DC 95V 100W |
| VI-B0X-MY-F4 | CONVERTER MOD DC/DC 5.2V 50W |
| VI-BTV-MY-F1 | CONVERTER MOD DC/DC 5.8V 50W |
| VE-J4D-MZ-F3 | CONVERTER MOD DC/DC 85V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS8427DY-02T | 制造商:ICS 制造商全稱:ICS 功能描述:500MHZ, LOW JITTER LVCMOS/CRYSTAL-TO-LVHSTL FREQUENCY SYNTHESIZER |
| ICS842S104 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Crystal-to-HSTL 100MHz / 200MHz PCI Express? Clock Synthesizer |
| ICS8430002 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:High-Performance Fractional-N Frequency Synthesizer |
| ICS8430002AYILF | 功能描述:IC FREQ SYNTHESIZER 48LQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件 |
| ICS8430002AYILFT | 功能描述:IC FREQ SYNTHESIZER 48LQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。