參數(shù)資料
型號(hào): ICS83948AYI-147LF
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 4/17頁(yè)
文件大?。?/td> 0K
描述: IC CLOCK BUFFER MUX 2:12 32-LQFP
標(biāo)準(zhǔn)包裝: 250
系列: HiPerClockS™
類型: 扇出緩沖器(分配),多路復(fù)用器
電路數(shù): 1
比率 - 輸入:輸出: 2:12
差分 - 輸入:輸出: 是/無(wú)
輸入: HCSL,LVCMOS,LVDS,LVHSTL,LVPECL,LVTTL,SSTL
輸出: LVCMOS,LVTTL
頻率 - 最大: 350MHz
電源電壓: 2.375 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-LQFP
供應(yīng)商設(shè)備封裝: 32-TQFP(7x7)
包裝: 托盤(pán)
其它名稱: 83948AYI-147LF
ICS83948I-147
LOW SKEW, 1-TO-12 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
IDT / ICS LVCMOS/LVTTL CLOCK GENERATOR
12
ICS83948AYI-147 REV. D NOVEMBER 1, 2012
Differential Clock Input Interface
The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL
and other differential signals. Both signals must meet the VPP and
VCMR input requirements. Figures 2A to 2F show interface
examples for the CLK/nCLK input driven by the most common
driver types. The input interfaces suggested here are examples
only. Please consult with the vendor of the driver component to
confirm the driver termination requirements. For example, in Figure
2A, the input termination applies for IDT open emitter LVHSTL
drivers. If you are using an LVHSTL driver from another vendor,
use their termination recommendation.
Figure 2A. CLK/nCLK Input Driven by an
IDT Open Emitter LVHSTL Driver
Figure 2C. CLK/nCLK Input Driven by a
3.3V LVPECL Driver
Figure 2E. CLK/nCLK Input Driven by a
3.3V HCSL Driver
Figure 2B. CLK/nCLK Input Driven by a
3.3V LVPECL Driver
Figure 2D. CLK/nCLK Input Driven by a
3.3V LVDS Driver
Figure 2F. CLK/nCLK Input Driven by a
2.5V SSTL Driver
R1
50
Ω
R2
50
Ω
1.8V
Zo = 50
Ω
Zo = 50
Ω
CLK
nCLK
3.3V
LVHSTL
IDT
LVHSTL Driver
Differential
Input
R3
125
Ω
R4
125
Ω
R1
84
Ω
R2
84
Ω
3.3V
Zo = 50
Ω
Zo = 50
Ω
CLK
nCLK
3.3V
LVPECL
Differential
Input
HCSL
*R3
33
Ω
*R4
33
Ω
CLK
nCLK
3.3V
Zo = 50
Ω
Zo = 50
Ω
Differential
Input
R1
50
Ω
R2
50
Ω
*Optional – R3 and R4 can be 0
Ω
CLK
nCLK
Differential
Input
LVPECL
3.3V
Zo = 50
Ω
Zo = 50
Ω
3.3V
R1
50
Ω
R2
50
Ω
R2
50
Ω
3.3V
R1
100
Ω
LVDS
CLK
nCLK
3.3V
Receiver
Zo = 50
Ω
Zo = 50
Ω
CLK
nCLK
Differential
Input
SSTL
2.5V
Zo = 60
Ω
Zo = 60
Ω
2.5V
3.3V
R1
120
Ω
R2
120
Ω
R3
120
Ω
R4
120
Ω
相關(guān)PDF資料
PDF描述
ICS83PR226BKI-01LF IC SYNTHESIZER PROGR 10-VFQFPN
ICS840001AK-34LF IC FREQ SYNTHESIZER 16-VFQFPN
ICS840001AKI-34LFT IC FREQ SYNTHESIZER 16-VFQFPN
ICS840001BGI-25LF IC CLOCK GEN FIBRE CHAN 8-TSSOP
ICS840002AGI-01LFT IC FREQ SYNTHESIZER 16-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS83948AYI-147LFT 功能描述:IC CLOCK BUFFER MUX 2:12 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器,驅(qū)動(dòng)器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件
ICS83948AYI-147T 制造商:Integrated Device Technology Inc 功能描述:
ICS83948AYIL 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW, 1-TO-12 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER
ICS83948AYILF 功能描述:IC CLOCK BUFFER MUX 2:12 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器,驅(qū)動(dòng)器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件
ICS83948AYILFT 功能描述:IC CLOCK BUFFER MUX 2:12 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器,驅(qū)動(dòng)器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件