- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8751 > ICS83940DYLF (IDT, Integrated Device Technology Inc)IC CLOCK BUFFER MUX 2:18 32-LQFP PDF資料下載
參數(shù)資料
| 型號： | ICS83940DYLF |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 14/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK BUFFER MUX 2:18 32-LQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 系列： | HiPerClockS™ |
| 類型： | 扇出緩沖器（分配），多路復(fù)用器 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:18 |
| 差分 - 輸入:輸出： | 是/無 |
| 輸入： | CML，LVCMOS，LVPECL，LVTTL，SSTL |
| 輸出： | LVCMOS，LVTTL |
| 頻率 - 最大： | 250MHz |
| 電源電壓： | 2.375 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-LQFP |
| 供應(yīng)商設(shè)備封裝： | 32-TQFP（7x7） |
| 包裝： | 托盤 |
| 其它名稱： | 800-1117 83940DYLF |
83940DY
www.idt.com
REV. B AUGUST 9, 2010
7
ICS83940D
LOW SKEW, 1-TO-18
LVPECL-TO-LVCMOS / LVTTL FANOUT BUFFER
ADDITIVE PHASE JITTER
Input/Output Additive Phase Jitter
at 155.52MHz = 0.03ps (typical)
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
1k
10k
100k
1M
10M
100M
The spectral purity in a band at a specific offset from the funda-
mental compared to the power of the fundamental is called the
dBc Phase Noise. This value is normally expressed using a
Phase noise plot and is most often the specified plot in many
applications. Phase noise is defined as the ratio of the noise
power present in a 1Hz band at a specified offset from the fun-
damental frequency to the power value of the fundamental. This
ratio is expressed in decibels (dBm) or a ratio of the power in
As with most timing specifications, phase noise measurements
have issues. The primary issue relates to the limitations of the
equipment. Often the noise floor of the equipment is higher than
the noise floor of the device. This is illustrated above. The de-
the 1Hz band to the power in the fundamental. When the re-
quired offset is specified, the phase noise is called a dBc value,
which simply means dBm at a specified offset from the funda-
mental. By investigating jitter in the frequency domain, we get a
better understanding of its effects on the desired application over
the entire time record of the signal. It is mathematically possible
to calculate an expected bit error rate given a phase noise plot.
vice meets the noise floor of what is shown, but can actually be
lower. The phase noise is dependant on the input source and
measurement equipment.
OFFSET FROM CARRIER FREQUENCY (HZ)
SSB
P
HASE
N
OISE
dBc
/H
Z
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS8737AG-11LF | IC CLK BUFF DVDR MUX 2:2 20TSSOP |
| IDT5T905PGGI | IC CLK BUFF 1:5 250MHZ 28-TSSOP |
| VE-26V-MW-F1 | CONVERTER MOD DC/DC 5.8V 100W |
| VE-25X-MW-F4 | CONVERTER MOD DC/DC 5.2V 100W |
| VE-25X-MW-F2 | CONVERTER MOD DC/DC 5.2V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS83940DYLFT | 功能描述:IC CLOCK BUFFER MUX 2:18 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動器 系列:HiPerClockS™ 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL，LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:管件 |
| ICS83940DYT | 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS / LVTTL FANOUT BUFFER |
| ICS83940I-01 | 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS / LVTTL FANOUT BUFFER |
| ICS83947AI147 | 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW, 1-TO-9 LVCMOS/LVTTL FANOUT BUFFER |
| ICS83947AYI | 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW, 1-TO-9 LVCMOS FANOUT BUFFER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。