- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄61071 > ICS83840AHLF (INTEGRATED DEVICE TECHNOLOGY INC) 1-BIT DRIVER, TRUE OUTPUT, PBGA64 PDF資料下載
參數(shù)資料
| 型號： | ICS83840AHLF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | 1-BIT DRIVER, TRUE OUTPUT, PBGA64 |
| 封裝： | 7 X 7 MM, 0.70 MM PITCH, TFBGA-64 |
| 文件頁數(shù)： | 1/7頁 |
| 文件大?。?/td> | 490K |
| 代理商： | ICS83840AHLF |
83840AH
www.icst.com/products/hiperclocks.html
REV. A AUGUST 8, 2003
1
Integrated
Circuit
Systems, Inc.
ICS83840
DDR SDRAM MUX
GENERAL DESCRIPTION
The ICS83840 is a DDR SDRAM MUX and is a
member of the HiPerClockS family of High Perfor-
mance Clock Solutions from ICS. The device has 10
Host Lines and each host line can be passed to 4
Data Ports. The 10 channels are allocated as follows
in the DDR SDRAM application: 8 data lines, 1 strobe line and 1
DQm line. The Host/Data Ports are compatible with single-ended
SSTL-2 and the device operates from a 2.5V supply.
Guaranteed low output skew makes the ICS83840 ideal for
demanding applications which require well defined performance
and repeatability.
LOGIC DIAGRAM
FEATURES
40 low skew single-ended DIMM ports
4 SSTL-2 compatible enable inputs
Maximum Switching Speed: 3ns
Output skew: 120ps (maximum)
Bank skew: 45ps (maximum)
r
on = 8 (typical)
Full 2.5V supply modes
0°C to 70°C ambient operating temperature
Pin compatible with the CBTV4010
HiPerClockS
,&6
SIMPLIFIED SCHEMATIC
HPx
nSn
nDPx
SW
400
HP0
0DP0
1DP0
2DP0
3DP0
HP9
Sw
0DP9
1DP9
2DP9
3DP9
Sw
nS0
nS1
nS2
nS3
RON
ICS83840
64-Ball TFBGA
7mm x 7mm x 0.7mm
package body
H Package
Top View
PIN ASSIGNMENT
V
D
1
S
nc
n0
P
D
10
P
D
20
P
D
31
P
D
21
P
D
32
P
D
0
2
S
nV
D
0
S
nD
N
G0
P
D
00
P
H1
P
D
01
P
D
11
P
HD
N
G2
P
D
1
c
n3
S
n
2
P
H2
P
D
2
D
N
G
2
P
D
3
9
P
D
29
P
D
3
P
D
03
P
D
1
9
P
D
19
P
H
3
P
H3
P
D
2
9
P
D
08
P
D
3
D
N
G3
P
D
3
8
P
D
2
4
P
D
0
8
P
D
18
P
H
4
P
H4
P
D
1
8
P
D
0D
N
G7
P
H7
P
D
06
P
D
36
P
HD
N
G5
P
D
35
P
H4
P
D
34
P
D
2
7
P
D
37
P
D
27
P
D
16
P
D
26
P
D
16
P
D
05
P
D
25
P
D
15
P
D
0
12
3
4
5
6
78
9
10
11
A
B
C
D
E
F
G
H
J
K
L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS83840AHT | 1-BIT DRIVER, TRUE OUTPUT, PBGA64 |
| ICS83947AYI-147T | 83947 SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| ICS83947AYI-147LFT | 83947 SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| ICS83947AYILNT | 83947 SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| ICS83947AYLF | LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS83840AHLFT | 制造商:ICS 制造商全稱:ICS 功能描述:DDR SDRAM MUX |
| ICS83840AHT | 制造商:ICS 制造商全稱:ICS 功能描述:DDR SDRAM MUX |
| ICS83840B | 制造商:ICS 制造商全稱:ICS 功能描述:DDR SDRAM MUX |
| ICS83840BH | 制造商:ICS 制造商全稱:ICS 功能描述:DDR SDRAM MUX |
| ICS83840BHLF | 功能描述:IC MUX DDR SDRAM 64-TFBGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。