- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67687 > ICS8344BYLFT LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS8344BYLFT |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-48 |
| 文件頁數(shù)： | 1/16頁 |
| 文件大?。?/td> | 141K |
| 代理商： | ICS8344BYLFT |
8344BY
www.icst.com/products/hiperclocks.html
REV. A FEBRUARY 19, 2002
1
Integrated
Circuit
Systems, Inc.
ICS8344
LOW SKEW, 1-TO-24
DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER
GENERAL DESCRIPTION
The ICS8344 is a low voltage, low skew, 1-to-24
Differential-to-LVCMOS Fanout Buffer and a mem-
ber of the HiPerClockS family of High Performance
Clock Solutions from ICS. The ICS8344 is designed
to translate any differential signal levels to LVCMOS
levels. The low impedance LVCMOS outputs are designed to
drive 50
series or parallel terminated transmission lines. The
effective fanout can be increased to 48 by utilizing the ability of
the outputs to drive two series terminated lines. Redundant clock
applications can make use of the dual clock input. The dual clock
inputs also facilitate board level testing. ICS8344 is character-
ized at full 3.3V, full 2.5V and mixed 3.3V input and 2.5V output
operating supply modes.
Guaranteed output and part-to-part skew characteristics
make the ICS8344 ideal for those clock distribution applica-
tions demanding well defined performance and repeatability.
FEATURES
24 LVCMOS outputs, 7 typical output impedance
Selectable differential clock input pairs for redundant
clock applications
CLKx, nCLKx pairs can accept the following differential
input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
Maximum output frequency: 167MHz
Translates any differential input signal (LVPECL, LVHSTL,
LVDS) to LVCMOS without external bias networks
Translates any single-ended input signal to LVCMOS
with resistor bias on nCLK input
Multiple output enable pins for disabling unused outputs
in reduced fanout applications
Output skew: 275ps (maximum)
Part-to-part skew: 600ps (maximum)
Bank skew: 150ps (maximum)
Propagation Delay: 4.3ns (maximum)
3.3V, 2.5V or mixed 3.3V, 2.5V operating supply modes
0°C to 70°C ambient operating temperature
Industrial temperature information available upon request
BLOCK DIAGRAM
PIN ASSIGNMENT
48 47 46 45 44 43 42 41 40 39 38 37
13 14 15 16 17 18 19 20 21 22 23 24
1
2
3
4
5
6
7
8
9
10
11
12
36
35
34
33
32
31
30
29
28
27
26
25
Q16
Q17
VDDO
GND
Q18
Q19
Q20
Q21
VDDO
GND
Q22
Q23
Q7
Q6
VDDO
GND
Q5
Q4
Q3
Q2
VDDO
GND
Q1
Q0
OE1
OE2
OE3
CLK0
nCLK0
V
DD
GND
CLK1
nCLK1
V
DD
GND
CLK_SEL
Q8
Q9
VDDO
GND
Q10
Q11
Q12
Q13
V
DDO
GND
Q14
Q15
CLK0
nCLK0
OE1
OE2
OE3
Q0 - Q7
O8 - Q15
O16 - Q23
CLK_SEL
CLK1
nCLK1
48-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View
ICS8344
HiPerClockS
,&6
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS8344BY | LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| ICS83904AG-02LFT | 200 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| ICS83905AMLF | 100 MHz, OTHER CLOCK GENERATOR, PDSO16 |
| ICS83908AGI-02LFT | 200 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| ICS83940AY-01LFT | LOW SKEW CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS8344BYT | 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER |
| ICS8344I | 制造商:ICS 制造商全稱:ICS 功能描述:LOW SKEW, 1-TO-24 DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER |
| ICS8344I-01 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:LOW SKEW, 1-TO-24 DIFFERENTIAL -TO-LVCMOS/LVTTL FANOUT BUFFER |
| ICS83840 | 制造商:ICS 制造商全稱:ICS 功能描述:DDR SDRAM MUX |
| ICS83840AH | 制造商:ICS 制造商全稱:ICS 功能描述:DDR SDRAM MUX |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。